Senior Principal SerDes Architect - SI/PI Leader

Synopsys Inc

Sunnyvale (CA)

On-site

USD 180,000 - 250,000

Full time

19 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Synopsys Inc. in Sunnyvale, CA, is seeking an experienced SI/PI engineer with deep SerDes expertise to drive design investigations and SI/PI strategies across chip, package, board, and system levels.

You will collaborate with architecture, design, packaging, and applications engineering to solve complex challenges and enable high-speed interfaces for AI, HPC, and data-center applications. You will bring 15+ years of experience, an advanced degree, and hands-on proficiency with NRZ/PAM4

Qualifications

  • M.S. or Ph.D. in Electrical Engineering or Computer Engineering with 15+ years of direct industry experience.
  • Proven experience in Signal Integrity and Power Integrity for high-speed SerDes designs.
  • Expertise in PCIe and Ethernet systems and channel design.
  • Strong knowledge of NRZ/PAM4 signaling, S-parameter modeling, and SI simulation methodologies.
  • Experience with HFSS, ADS, HSpice, MATLAB, and IBIS-AMI.
  • Understanding of package, substrate, and PCB technologies.

Responsibilities

  • Lead Signal Integrity and Power Integrity investigations and drive resolution of complex design challenges.
  • Define and execute SI/PI strategies for advanced SerDes products, including package, channel, and 3DIC considerations.
  • Develop and maintain SI/PI requirements for PCIe and Ethernet products across chip, package, board, and system levels.
  • Perform channel feasibility analysis, modeling, simulation, and correlation activities.
  • Review and sign off SI/PI aspects of SerDes transmitter, receiver, and test chip designs.
  • Collaborate with architecture, design, package, and applications engineering teams throughout product development.
  • Participate in industry standards activities and apply emerging best practices.
  • Support customer engagements and technical debug activities.

Skills

Signal Integrity
Power Integrity
High-speed SerDes

Education

M.S./Ph.D. in EE/CE

Tools

HFSS
ADS
HSpice
MATLAB
IBIS-AMI

Job description

Synopsys Inc. in Sunnyvale, CA, is seeking an experienced SI/PI engineer with deep SerDes expertise to drive design investigations and SI/PI strategies across chip, package, board, and system levels.

You will collaborate with architecture, design, packaging, and applications engineering to solve complex challenges and enable high-speed interfaces for AI, HPC, and data-center applications. You will bring 15+ years of experience, an advanced degree, and hands-on proficiency with NRZ/PAM4

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Principal SerDes SI/PI Engineer
Senior Principal SerDes SI/PI Engineer

Synopsys, Inc. • Sunnyvale (CA)

On-site
USD 180,000 - 280,000
Senior Principal Engineer, Signal Integrity & Power Integrity (SerDes IP)
Senior Principal Engineer, Signal Integrity & Power Integrity (SerDes IP)

Synopsys, Inc. • Sunnyvale (CA)

On-site
USD 180,000 - 280,000
Senior Principal Engineer, Signal Integrity & Power Integrity (SerDes IP)
Senior Principal Engineer, Signal Integrity & Power Integrity (SerDes IP)

Synopsys Inc • Sunnyvale (CA)

On-site
USD 180,000 - 250,000
Senior SIPI Engineer — High-Speed PDN & SerDes
Senior SIPI Engineer — High-Speed PDN & SerDes

Microchip Technology Inc. • San Jose (CA)

On-site
USD 91,000 - 232,000
Senior SerDes/DSP Systems Architect (PAM4)
Senior SerDes/DSP Systems Architect (PAM4)

Synopsys Inc • Sunnyvale (CA)

On-site
USD 180,000 - 240,000
Senior SerDes & DSP Systems Architect
Senior SerDes & DSP Systems Architect

Synopsys, Inc. • Sunnyvale (CA)

Hybrid
USD 170,000 - 260,000
Senior SIPI Design Engineer: High-Speed SerDes & PDN
Senior SIPI Design Engineer: High-Speed SerDes & PDN

Microchip • San Jose (CA)

On-site
USD 91,000 - 232,000
Health benefits day one
ESPP with 2-year look back
Senior Principal SI/PI Engineer — High-Speed IP Debug
Senior Principal SI/PI Engineer — High-Speed IP Debug

Cadence Design Systems • San Jose (CA)

On-site
USD 154,000 - 286,000
Principal SerDes Design Engineer
Principal SerDes Design Engineer

Celero Communications, Inc. • Irvine (CA)

On-site
USD 150,000 - 250,000
Remote SIPI Characterization Engineer: SerDes & PI
Remote SIPI Characterization Engineer: SerDes & PI

Acceler8 Talent • Mountain View (CA)

Remote
USD 140,000 - 190,000