Senior Principal Power Integrity Engineer

Cadence Design Systems

San Jose (CA)

On-site

USD 161,000 - 299,000

Full time

3 days ago

Be an early applicant

Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Paid vacation

401(k) match

Employee stock purchase plan

Medical/Dental/Vision plans

Job summary

Cadence Design Systems seeks a Senior Principal Product Engineer on the Voltus power integrity and reliability platform. You will bridge R&D, applications, and customers, turning complex IR/EM and PDN signoff requirements into scalable product flows.

You will mentor engineers, influence product roadmap with foundry feedback, and champion robust, scalable solutions across advanced-node multiplexing and 3DIC contexts. This role demands leadership and hands-on depth.

Qualifications

Bachelor's or higher in a relevant engineering field with 6+ years experience for PhD, 8+ for MS, or 10+ for BS.
Deep hands-on IR/EM (EMIR) and PDN analysis; signoff flows for digital back-end.
Strong CMOS/digital design background and power integrity signoff expertise.
Proven ability to diagnose critical issues and drive R&D fixes to deployment.
Scripting in Tcl and Python; excellent communication with customers and execs.
Preferred: direct Voltus and Cadence tool experience.

Responsibilities

Serve as the primary technical interface to R&D for Voltus and drive product requirements.
Lead enablement for advanced-node IR/EM signoff and PDk readiness and deployment.
Own complex customer issues across IR/EM, low-power, multi-voltage domains and signoff.
Define foundry-aligned power and EM modeling assumptions; collaborate with PDK/Extraction.
Influence roadmap with foundry and customer gaps; mentor engineers and set standards.