Senior Principal Design Verification Engineer

Marvell Technology; Santa Clara (CA); On-site; USD 168,000 - 253,000; Full time

Job summary

A leading technology firm is seeking a Senior Principal Design Verification Engineer to join the Data Center Design Verification Team. The role focuses on verifying advanced circuitry for data transfer in high-speed environments, ensuring designs meet client specifications. Ideal candidates will have extensive experience in SoC verification, a relevant engineering degree, and strong leadership skills.

Benefits

Flexible time off

401k

Year-end shutdown

Floating holidays

Paid time off to volunteer

Qualifications

• 15+ years of related professional experience with Bachelor's degree, or Master's degree with 10-12 years, or PhD with 8-10 years.
• Strong background in SoC verification and test bench development.
• Effective interpersonal and teamwork skills.

Responsibilities

• Architect and implement simulation test bench in UVM.
• Develop and execute test-plans for verifying correctness and performance.
• Coach and mentor junior engineers for successful project outcomes.

Skills

SoC verification

test bench development using UVM

System Verilog

C/C++

DPI

Education

Bachelor’s degree in Computer Science, Electrical Engineering or related fields

Master’s degree

PhD in Computer Science, Electrical Engineering or related fields

Job description

Senior Principal Design Verification Engineer

Join to apply for the Senior Principal Design Verification Engineer role at Marvell Technology

Senior Principal Design Verification Engineer

3 days ago Be among the first 25 applicants

Join to apply for the Senior Principal Design Verification Engineer role at Marvell Technology

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

Marvell Custom Solutions develops cutting-edge solutions for large AI, cloud data center, and telecom customers. The SoCs encompass best-in-class performance, advanced die-to-die and packaging technology, and optimized low-power techniques.

As part of the Marvell Data Center Design Verification Team, you will verify all of the circuitry that goes inside our chips for the general market and for specific customers. These chips use highly advanced technology to facilitate data transfers at high speeds, and you will help verify that each design meets our customers’ specifications whether they’re a major hyperscaler company or telecom organization, etc.

What You Can Expect

• Architect and implement simulation test bench in UVM.
• Develop and execute test-plans for verifying correctness and performance of the design.
• Own and debug failures in simulation to root-cause problems
• Closely work with logic designers of the block being verified for test plan development, execution, debug, coverage closure and gate level simulations
• Coach and mentor junior engineers of the team when necessary to achieve successful project outcomes.
  
  

What We're Looking For

Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 15+ years of related professional experience. OR Master’s degree in Computer Science, Electrical Engineering or related fields with 10-12 years of experience. OR PhD in Computer Science, Electrical Engineering or related fields with 8-10 years of experience.

• Strong background in SoC verification and test bench development using UVM, System Verilog, C/C++, and DPI.
• Strong verification skills, understanding of methodology (object oriented programming, white-box/black-box, directed/random testing, coverage, gate-level simulations, data structure).
• Must have effective interpersonal and teamwork skills.
• Participate in problem solving and quality improvement activities.
• Demonstrate initiative and a bias for thoughtful action.
• Grounded, detail-oriented, always backs up ideas with facts.
• Must have the ability to define problems, issues and opportunities, analyze data, establish facts, and draw valid conclusions from various datasets.
  
  

Expected Base Pay Range (USD)

168,920 - 253,000, $ per annum

The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation And Benefit Elements

At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at [e-mail].

Seniority level

• Seniority level

  Mid-Senior level

Employment type

• Employment type

  Full-time

Job function

• Job function

  Engineering and Information Technology

• Industries

  Semiconductor Manufacturing

Referrals increase your chances of interviewing at Marvell Technology by 2x

Get notified about new Senior Design Verification Engineer jobs in Santa Clara, CA.

Senior Software Engineer, ASIC Verification Tools

Senior Quality Engineer (Design Controls and V&V)

Senior ASIC Front End Infrastructure Engineer

Senior High-Performance ASIC Timing Engineer

San Jose, CA $200,000.00-$300,000.00 1 week ago

Sr. ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration team

Sr. ASIC Design Engineer, Cloud-Scale Machine Learning Acceleration team

San Jose, CA $149,600.00-$214,100.00 1 week ago

Senior ASIC Design Verification Engineer (Hardware)

Physical Design and Verification Engineer

Application Specific Integrated Circuit Design Engineer

Fremont, CA $110,000.00-$300,000.00 3 weeks ago

San Jose, CA $144,345.00-$257,336.00 1 week ago

San Jose, CA $140,000.00-$225,000.00 3 days ago

Santa Clara, CA $138,452.00-$190,000.00 2 days ago

Design Verification Engineer (University Grad)

Sunnyvale, CA $114,000.00-$133,000.00 2 weeks ago

Senior Digital Design Verification Engineer - Hardware

Cupertino, CA $115,000.00-$268,000.00 1 year ago

Senior Mechanical Design Verification Test Engineer

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.