Enable job alerts via email!

Principal Verification Engineer

Rambus.com

San Jose (CA)

Hybrid

USD 129,000 - 241,000

Full time

4 days ago
Be an early applicant

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

Rambus is looking for a Principal Verification Engineer to join their Memory Interconnect Design team in San Jose, California. This role involves leading verification tasks, defining plans, implementing testbenches, and mentoring junior designers, offering a dynamic work environment and a competitive salary package.

Benefits

Competitive compensation package
Matching 401(k)
Employee stock purchase plan
Comprehensive medical and dental benefits
Gym membership
Time-off program

Qualifications

  • Experience of 10+ years in Verification (MS) or 7+ years (PhD).
  • Significant experience with coding in System Verilog or Verilog.
  • Experience in verification of DDR memory interfaces is highly desirable.

Responsibilities

  • Define verification plan with Architects and Designers.
  • Implement testbenches using UVM methodology.
  • Mentor junior designers and collaborate across teams.

Skills

System Verilog
UVM methodology
Scripting
Linux/Unix
Communication skills

Education

MS EE
PhD EE

Tools

ASIC Verification tools

Job description

Overview

Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptionalPrincipal Verification Engineerto join our Memory Interconnect Design team in San Jose, California. Candidates will be joining some of the brightest inventors and engineers in the world to develop products that make data faster and safer.

As aPrincipal Verification Engineer, the candidate will be reporting to the Director of Design Engineeringand is a Full-Time position. Successful applicant will have highly visible role in product design across Rambus sites and take ownership of defining and executing verification plan for products.

Location:San Jose, CA or Morrisville, NC

Responsibilities
  • Technical lead for full chip and/or blocks level verification
  • Define verification plan in coordination with Architects, Logic and Mixed-signal designers
  • Implement testbenches, monitors and scoreboards using UVM methodology
  • Achieve code coverage goals and ensure thoroughly verified designs
  • Work with the Lab/System team for test plan, silicon bring up and debug
  • Work in a dynamic and interdisciplinary R&D group contributing to flow and methodology development
  • Mentor junior designers
Qualifications
  • MS EE and 10+ years or PhD EE and 7+ years’ experience of Verification
  • Significant Experience with coding in System Verilog or Verilog and UVM methodology
  • Experience in verification of DDR memory interfaces is higly desirable
  • Significant Experience with standard ASIC Verification flow/software tools
  • Experience working in Analog/Mixed-signal products is highly desirable
  • Strong knowledge of scripting, Linux/Unix environment
  • Experience in leading and driving technical solutions across organization
  • The position requires good written & verbal communication skills as well a strong commitment and ability to work in cross functional and globally dispersed teams

About Rambus

With 30 years of innovation and semiconductor expertise, Rambus leads the industry with products and solutions speed performance, expand capacity and improve security for today's most demanding applications. From data center and edge to artificial intelligence and automotive, our interface and security IP, and memory interface chips enable SoC and system designers to deliver their vision of the future.

Rambus offers a competitive compensation package including base salary, bonus, equity, matching 401(k), employee stock purchase plan, comprehensive medical and dental benefits, time-off program and gym membership.

The US salary range for this full-time position is $129,300 to $240,100. Our salary ranges are determined by role, level and location. The successful candidate’s starting pay will be determined based on job-related skills, experience, qualifications, work location and market conditions.

Rambus is committed to cultivating a culture where we actively seek to understand, respect, and celebrate the complex and rich identities of ourselves and others. Our Diversity, Equity, and Inclusion initiatives are geared towards valuing the differences in backgrounds, experiences, and thoughts at Rambus to help enhance collaboration, teamwork, engagement, and innovation. At Rambus, we believe that we can be our best when every member of our organization feels respected, included, and heard.

Rambus is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, or other applicable legally protected characteristics.

Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans during our job application procedures. If you require assistance or an accommodation due to a disability, please feel free to inform us in your application.

Rambus does not accept unsolicited resumes from headhunters, recruitment agencies or fee-based recruitment services.

For more information about Rambus, visit rambus.com. For additional information on life at Rambus and our current openings, check outrambus.com/careers/.

#LI-LH1

#hybrid

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

Principal Verification Engineer

OSI Engineering

San Jose

Hybrid

USD 166,000 - 196,000

4 days ago
Be an early applicant

Principal Verification Engineer

Cypress HCM

San Jose

Hybrid

USD 200,000 - 240,000

20 days ago

Principal Design Verification Engineer

OSI Engineering

San Jose

Hybrid

USD 187,000 - 217,000

4 days ago
Be an early applicant

Principal Verification Engineer

ZipRecruiter

San Jose

Hybrid

USD 200,000 - 240,000

22 days ago

Principal Verification Engineer-DDR Exp

Rambus, Inc.

San Jose

Hybrid

USD 129,000 - 241,000

30+ days ago

ASIC FPGA Design and Verification Engineer - (Experienced, Lead, or Senior) - MTV

Boeing

Mountain View

On-site

USD 130,000 - 170,000

4 days ago
Be an early applicant

Lead Design Verification Engineer (Networking)

SBT

San Francisco

On-site

USD 150,000 - 190,000

8 days ago

ASIC FPGA Design and Verification Engineer - (Experienced, Lead, or Senior) - MTV

The Boeing Company

Mountain View

On-site

USD 104,000 - 142,000

12 days ago

Principal Design Verification Engineer - Memory Interface Chips

Rambus, Inc.

San Jose

Hybrid

USD 145,000 - 270,000

30+ days ago