Enable job alerts via email!

Principal CPU Design Verification Engineer

Ventana Micro Systems Inc.

Cupertino (CA)

On-site

USD 115,000 - 225,000

Full time

17 days ago

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

Join a pioneering semiconductor startup at the forefront of RISC-V and Chiplet Architecture. As a Principal CPU Design Verification Engineer, you will lead verification efforts for complex CPU designs, collaborating closely with architecture and design teams. Your expertise in SystemVerilog and UVM methodologies will be crucial in developing verification infrastructure and ensuring project success. This role offers a unique opportunity to shape the future of CPU technology in a dynamic and innovative environment. If you are a motivated self-starter with a passion for technology and leadership, this position is perfect for you.

Qualifications

  • 10+ years of experience in CPU implementations.
  • Strong leadership and communication skills required.

Responsibilities

  • Lead verification efforts of complex CPU subsystems.
  • Develop verification infrastructure and execute plans.
  • Drive methodology improvements and lead teams.

Skills

SystemVerilog verification development
Testbench construction using UVM
Scoreboards and stimulus generators
CPU ISAs (x86, ARM, MIPS, RISC-V)
Processor coherency and MP programming
Project ownership
Team leadership
Post-silicon debug

Education

Bachelor's degree in electrical engineering
Master's degree in computer engineering

Job description

Ventana Micro Systems is at the forefront of the two hottest trends that are revolutionizing the semiconductor industry: RISC-V and Chiplet Architecture. Check out our CEO talking with global tech analyst Patrick Moorhead about how Ventana combines the extensibility of RISC-V with chiplet technology to create customer-driven innovation for best-in-class solutions for the data center.

Ventana is well-funded and backed by some of the largest strategic investors in the industry with the goal of building best-in-class CPU cores for cloud, enterprise, 5G, and Edge computing. We invite you to join the revolution and contribute to one of the Hottest Semiconductor startups in the industry.

Principal CPU Design Verification Engineer:

We are seeking an experienced verification engineer to lead verification efforts of complex CPU and related subsystems based on the open-source RISC-V architecture. The right candidate will have deep technical expertise combined with exceptional leadership skills.

Responsibilities:
  1. Lead end-to-end verification from complex CPU sub-units up to CPU clusters, partnering with architecture and design teams.
  2. Develop verification infrastructure components including test-benches, scoreboards, and stimulus generators.
  3. Develop and execute comprehensive verification plans for units and features.
  4. Implement functional coverage models.
  5. Debug designs in simulation, prototyping platforms, and silicon.
  6. Continuously drive methodology improvements to improve efficiency.
  7. Lead senior and junior engineers as a team to accomplish successful projects.
Minimum Qualifications:
  1. Bachelors or Masters degree in electrical, computer engineering or related field.
  2. BS+10 years or MS+12 years of industry experience successfully delivering CPU implementations.
Skills & Qualifications Required:
  1. SystemVerilog verification development experience.
  2. Testbench construction using UVM or analogous methodologies.
  3. Scoreboards and stimulus generators for complex units.
  4. Strong background in one or more common CPU ISAs: x86, ARM, MIPS, RISC-V, etc.
  5. Strong background in processor coherency and MP programming.
  6. Project ownership throughout the project lifecycle.
  7. Demonstrated team leadership experience with outstanding communication skills.
  8. Highly motivated self-starter with strong execution mindset and collaborative approach.
  9. Post-silicon debug experience strongly preferred.
BASE SALARY RANGE

$115,000 TO $225,000 per year

EEOE
Ventana is an Equal Employment Opportunity Employer. We value diversity and uphold an inclusive environment where all people feel that they are equally respected and valued. Qualified applicants will receive consideration without regard to race, color, creed, religion, sex, sexual orientation, national origin or nationality, ancestry, age, disability, gender identity or expression, marital status, veteran status, or any other category protected by law.

COVID-19
Ventana encourages all employees to be fully vaccinated (and boosted, if eligible) against COVID-19. We do require proof of vaccination (or proof of a negative PCR test) to work in the office or meet with customers/business partners.

NOTICE: External Recruiters/ Staffing Agencies:
Ventana Micro instructs agencies not to engage with its employees to present candidates. Employees are not authorized to enter into any agreement regarding the placement of candidates. All unsolicited resumes received as gratuitous submissions. We reserve the right to directly contact any candidate speculatively submitted by a third party. Such contact will not constitute acceptance of any contractual arrangement between Ventana and the agency, and Ventana will not be liable for any fees should it choose to engage the candidate’s services. All external recruiters and staffing agencies are required to have a valid contract executed by Ventana’s CFO.

Please Note: Fraudulent job postings/job scams are increasingly common. Our open positions can be found through the careers page on our website.

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

Lead CPU Design Verification Engineer, Silicon

Google

Mountain View

On-site

USD 183,000 - 271,000

11 days ago

Senior Principal Design Verification Engineer

Marvell Semiconductor, Inc.

California

On-site

USD 168,000 - 253,000

4 days ago
Be an early applicant

Principal Design Verification Engineer

OSI Engineering

San Jose

Hybrid

USD 187,000 - 217,000

5 days ago
Be an early applicant

Principal Design Verification Engineer

Marvell Semiconductor, Inc.

California

On-site

USD 146,000 - 220,000

5 days ago
Be an early applicant

Principal Design Verification Engineer

Marvell Technology

Santa Clara

On-site

USD 146,000 - 220,000

11 days ago

Principal Design Verification Engineer

The Fountain Group

Remote

USD 100,000 - 125,000

30+ days ago

Principal Verification Engineer

OSI Engineering

Menlo Park

Hybrid

USD 166,000 - 196,000

5 days ago
Be an early applicant

DDR Verification Engineer - Technical Lead

Advanced Micro Devices, Inc.

California

On-site

USD 120,000 - 180,000

6 days ago
Be an early applicant

Sr.Staff SoC Lead design verification Engineer

Qualcomm

Santa Clara

On-site

USD 120,000 - 180,000

30+ days ago