Senior Metrology & Module Development Engineer
Intel
Get more replies from employers
Send a job-specific resume in minutes.
Job summary
Intel's Advanced Packaging Technology Development (APTD) Metrology Group seeks a Senior Module Development Engineer to drive metrology strategy and equipment readiness from tool installation through process validation, ensuring capabilities meet program demands.
The role blends strategic roadmap leadership with hands‑on problem solving across process integration, AI, automation, and advanced process control in a fast‑paced semiconductor environment.
Qualifications
- Demonstrated metrology expertise and hands-on experience with next-gen metrology equipment.
- Ability to translate industry knowledge into a forward-looking roadmap for metrology capabilities.
- Strong engagement with the global metrology landscape and industry standards.
Responsibilities
- Drive technology development and enablement across high‑volume manufacturing and future nodes.
- Lead design and development of metrology and inspection processes including material selection and system design.
- Define and own the metrology group's long-range technology roadmap.
- Perform pathfinding activities to support process and hardware development for future program needs.
- Qualify metrology equipment end-to-end from installation to full fab readiness.
- Serve as the primary technical resource for fab support and tool fleet performance.
- Recommend equipment and process modifications to improve production efficiency.
- Collaborate with suppliers to co-define next-gen tool capabilities and roadmaps.
Skills
Job description
Intel's Advanced Packaging Technology Development (APTD) Metrology Group seeks a Senior Module Development Engineer to drive metrology strategy and equipment readiness from tool installation through process validation, ensuring capabilities meet program demands.
The role blends strategic roadmap leadership with hands‑on problem solving across process integration, AI, automation, and advanced process control in a fast‑paced semiconductor environment.
'/%3e%3cpath%20d='M101.744%2012.4726L102.894%2016.1947L99.0021%2013.2201L101.744%2012.4726ZM105.3%208.40937H100.488L99.0026%203.59473L97.5116%208.41047L92.7%208.40385L96.5965%2011.3834L95.1055%2016.1942L99.0021%2013.2196L101.408%2011.3834L105.3%208.40992V8.40937Z'%20fill='white'/%3e%3cdefs%3e%3clinearGradient%20id='paint0_linear_5593_1381'%20x1='90'%20y1='9.44471'%20x2='99'%20y2='9.44471'%20gradientUnits='userSpaceOnUse'%3e%3cstop%20stop-color='%2300AD70'/%3e%3cstop%20offset='0.998594'%20stop-color='%2300B67A'/%3e%3cstop%20offset='1'%20stop-color='%23DCDCE6'/%3e%3c/linearGradient%3e%3c/defs%3e%3c/svg%3e){kind=small}
