Senior Full-Chip Physical Verification Engineer (SoC)

SPACE EXPLORATION TECHNOLOGIES CORP

Sunnyvale (CA)

On-site

USD 170,000 - 230,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
Paid vacation (approximately 3 weeks)
Discretionary bonuses

Job summary

SPACE EXPLORATION TECHNOLOGIES CORP in Sunnyvale, CA is seeking a Sr. Full Chip Physical Verification Engineer to drive cutting-edge silicon integration for space technologies. Responsibilities include executing full-chip DRC, LVS, and ESD signoff, while using tools like Calibre and ICV. Candidates should have 5+ years in ASIC design and a Bachelor's in electrical/computer engineering. The role offers a competitive salary range of $170,000 to $230,000, comprehensive benefits, and long-term incentives.

Qualifications

  • 5+ years of ASIC and/or physical design flow development experience in industry.
  • Experience with large SOC designs (>10 M gates) at frequencies in excess of 1 GHz.

Responsibilities

  • Own and execute full‑chip DRC, LVS, ESD, PERC, and antenna signoff.
  • Engage directly with foundry teams to resolve DRM ambiguities.
  • Develop/modify design flows to meet overall design quality requirements.

Skills

ASIC and physical design flow development
DRC, LVS, ESD, PERC verification
Proficiency with Calibre, ICV, Pegasus

Education

Bachelor’s degree in electrical engineering, computer engineering, or computer science

Tools

Calibre
ICV (IC Validator)
Pegasus

Job description

SPACE EXPLORATION TECHNOLOGIES CORP in Sunnyvale, CA is seeking a Sr. Full Chip Physical Verification Engineer to drive cutting-edge silicon integration for space technologies. Responsibilities include executing full-chip DRC, LVS, and ESD signoff, while using tools like Calibre and ICV. Candidates should have 5+ years in ASIC design and a Bachelor's in electrical/computer engineering. The role offers a competitive salary range of $170,000 to $230,000, comprehensive benefits, and long-term incentives.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Chip Physical Verification Engineer — Space-Grade SoC
Senior Chip Physical Verification Engineer — Space-Grade SoC

jobr.pro • Irvine (CA)

On-site
USD 160,000 - 225,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+1
Senior Full-Chip Verification Engineer, Silicon
Senior Full-Chip Verification Engineer, Silicon

SpaceX • Sunnyvale (CA)

On-site
USD 170,000 - 230,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+1
Senior Full-Chip PV Engineer — DRC/LVS Expert
Senior Full-Chip PV Engineer — DRC/LVS Expert

SPACE EXPLORATION TECHNOLOGIES CORP • Bastrop (TX)

On-site
USD 115,000 - 160,000
Sr. Full Chip Physical Verification Engineer (Silicon Engineering)
Sr. Full Chip Physical Verification Engineer (Silicon Engineering)

SPACE EXPLORATION TECHNOLOGIES CORP • Sunnyvale (CA)

On-site
USD 170,000 - 230,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+2
Senior Full-Chip PV Engineer (Tapeout Ready)
Senior Full-Chip PV Engineer (Tapeout Ready)

Spacex • Palo Alto (CA)

On-site
USD 175,000 - 280,000
Stock options
Long‑term incentives
Health, vision and dental coverage
Lead Full-Chip Physical Verification Engineer
Lead Full-Chip Physical Verification Engineer

Celero Communications, Inc. • San Jose (CA)

On-site
USD 150,000 - 250,000
Sr. Full Chip Physical Verification Engineer (Silicon Engineering)
Sr. Full Chip Physical Verification Engineer (Silicon Engineering)

InvestedintheMission • Irvine (CA)

On-site
USD 160,000 - 225,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+1
Sr. Full Chip Physical Verification Engineer (Silicon Engineering)
Sr. Full Chip Physical Verification Engineer (Silicon Engineering)

SpaceX • Sunnyvale (CA)

On-site
USD 170,000 - 230,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+1
Sr. Full Chip Physical Verification Engineer (Silicon Engineering)
Sr. Full Chip Physical Verification Engineer (Silicon Engineering)

Spacex • Palo Alto (CA)

On-site
USD 175,000 - 280,000
Stock options
Long‑term incentives
Health, vision and dental coverage
Senior SoC Physical Design Engineer — Space IoT
Senior SoC Physical Design Engineer — Space IoT

Espace • Saratoga (CA)

On-site
USD 120,000 - 220,000
Competitive salaries
Health and wellness care options
Paid time off