Senior Chip Physical Verification Engineer — Space-Grade SoC

jobr.pro

Irvine (CA)

On-site

USD 160,000 - 225,000

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
Various other discounts and perks

Job summary

jobr.pro is looking for a Sr. Full Chip Physical Verification Engineer in Irvine, California. This role involves executing full-chip DRC, LVS, and ESD signoff while working on cutting-edge silicon technologies that support the Starlink network.

The ideal candidate has a Bachelor's degree in a relevant field and over 5 years of ASIC design experience with expertise in design verification methodologies. Competitive compensation includes comprehensive benefits and stock options.

Qualifications

  • 5+ years of ASIC and/or physical design flow development experience in industry.
  • Deep expertise in DRC, LVS, PERC and ESD verification methodologies.
  • Excellent scripting skills (csh/bash, Perl, Python, TCL, Makefile etc.).

Responsibilities

  • Own and execute full-chip DRC, LVS, ESD, PERC and antenna signoff using industry standard tools.
  • Debug and resolve complex DRC/LVS violations across hierarchical full-chip designs.
  • Engage directly with foundry teams to resolve DRM ambiguities and waiver requests.

Skills

ASIC design flow development
physical design flows
DRC verification
LVS verification
scripting skills

Education

Bachelor’s degree in Electrical Engineering, Computer Engineering, or Computer Science

Tools

Calibre
ICV (IC Validator)
Pegasus

Job description

jobr.pro is looking for a Sr. Full Chip Physical Verification Engineer in Irvine, California. This role involves executing full-chip DRC, LVS, and ESD signoff while working on cutting-edge silicon technologies that support the Starlink network.

The ideal candidate has a Bachelor's degree in a relevant field and over 5 years of ASIC design experience with expertise in design verification methodologies. Competitive compensation includes comprehensive benefits and stock options.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Full-Chip Physical Verification Engineer (SoC)
Senior Full-Chip Physical Verification Engineer (SoC)

SPACE EXPLORATION TECHNOLOGIES CORP • Sunnyvale (CA)

On-site
USD 170,000 - 230,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+2
Senior Full-Chip PV Engineer — DRC/LVS Expert
Senior Full-Chip PV Engineer — DRC/LVS Expert

SPACE EXPLORATION TECHNOLOGIES CORP • Bastrop (TX)

On-site
USD 115,000 - 160,000
Senior Full-Chip Verification Engineer, Silicon
Senior Full-Chip Verification Engineer, Silicon

SpaceX • Sunnyvale (CA)

On-site
USD 170,000 - 230,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+1
Senior Full-Chip PV Engineer (Tapeout Ready)
Senior Full-Chip PV Engineer (Tapeout Ready)

Spacex • Palo Alto (CA)

On-site
USD 175,000 - 280,000
Stock options
Long‑term incentives
Health, vision and dental coverage
Senior ASIC Verification Engineer — Space-Grade Silicon
Senior ASIC Verification Engineer — Space-Grade Silicon

SpaceX • Irvine (CA)

On-site
USD 165,000 - 260,000
Stock options
Bonuses
Medical coverage
+3
Senior ASIC Verification Engineer – Starlink Silicon
Senior ASIC Verification Engineer – Starlink Silicon

SPACE EXPLORATION TECHNOLOGIES CORP • Irvine (CA)

On-site
USD 165,000 - 260,000
Stock options and incentives
Medical, vision and dental coverage
401(k) retirement plan
+2
Sr. Full Chip Physical Verification Engineer (Silicon Engineering)
Sr. Full Chip Physical Verification Engineer (Silicon Engineering)

InvestedintheMission • Irvine (CA)

On-site
USD 160,000 - 225,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+1
Sr. Full Chip Physical Verification Engineer (Silicon Engineering)
Sr. Full Chip Physical Verification Engineer (Silicon Engineering)

SPACE EXPLORATION TECHNOLOGIES CORP • Sunnyvale (CA)

On-site
USD 170,000 - 230,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+2
Senior SoC/ASIC Physical Design Architect
Senior SoC/ASIC Physical Design Architect

SPACE EXPLORATION TECHNOLOGIES CORP • Irvine (CA)

On-site
USD 160,000 - 220,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+1
Senior ASIC Verification Engineer – Space-Grade Silicon
Senior ASIC Verification Engineer – Space-Grade Silicon

SPACE EXPLORATION TECHNOLOGIES CORP • Palo Alto (CA)

On-site
USD 175,000 - 280,000
Stock options
Long-term incentives
Health insurance
+6