Senior FPGA Fabric Design Engineer

Microchip Technology Inc.

San Jose (CA)

Hybrid

USD 91,000 - 232,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Health benefits from day one
Retirement savings plan
Employee stock purchase program (ESPP)

Job summary

Microchip Technology Inc. in San Jose, CA is seeking a Technical Staff Engineer – FPGA Fabric Design to lead the architecture and optimization of FPGA Fabric, including interconnects, routing, and timing.

You will collaborate with architecture, verification, and test teams to deliver high-performance FPGA products. The role requires 12+ years in custom FPGA fabric or memory design, strong SPICE and EDA tool proficiency, Verilog modeling, and the ability to drive tasks from design through silicon

Qualifications

  • Bachelor's degree in Computer Engineering, Electrical Engineering, or Computer Science.
  • 12+ years of experience in custom FPGA Fabric design and/or memory circuit design.
  • Proficient with SPICE simulations and EDA tools for parasitic extraction and timing.

Responsibilities

  • Design and develop FPGA Fabric architecture, including interconnect, routing muxes, logic elements, memory blocks, clocking.
  • Analyze and optimize FPGA Fabric architecture for performance, power, area and timing.
  • Collaborate with system architects to ensure seamless integration with processors and peripherals.
  • Create and verify circuit schematics and Verilog models; document designs and test plans.
  • Support verification and timing characterization; drive silicon validation of FPGA Fabric blocks.

Skills

FPGA Fabric design
SPICE simulation
Verilog modeling
EDA tools
Scripting

Education

Bachelor's degree in Computer/Electrical Engineering or Computer Science

Tools

Solido
Monte Carlo methods
SPICE

Job description

Microchip Technology Inc. in San Jose, CA is seeking a Technical Staff Engineer – FPGA Fabric Design to lead the architecture and optimization of FPGA Fabric, including interconnects, routing, and timing.

You will collaborate with architecture, verification, and test teams to deliver high-performance FPGA products. The role requires 12+ years in custom FPGA fabric or memory design, strong SPICE and EDA tool proficiency, Verilog modeling, and the ability to drive tasks from design through silicon

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior FPGA Fabric Design Engineer
Senior FPGA Fabric Design Engineer

Microchip Technology Inc. • Chandler (AZ)

On-site
USD 91,000 - 232,000
Health benefits
Retirement savings plan
ESPP program
Senior FPGA Fabric Design Engineer
Senior FPGA Fabric Design Engineer

Microchip Technology Inc • Chandler (AZ)

On-site
USD 91,000 - 232,000
Senior FPGA Fabric Engineer – Low-Power Design
Senior FPGA Fabric Engineer – Low-Power Design

Microchip • San Jose (CA)

On-site
USD 88,000 - 232,000
Health benefits day one
Retirement savings plans
ESPP program with 2 year look back
Technical Staff Engineer - Design (FPGA Fabric)
Technical Staff Engineer - Design (FPGA Fabric)

Microchip Technology Inc. • Chandler (AZ)

On-site
USD 91,000 - 232,000
Health benefits
Retirement savings plan
ESPP program
Technical Staff Engineer - Design (FPGA Fabric)
Technical Staff Engineer - Design (FPGA Fabric)

Microchip Technology Inc • Chandler (AZ)

On-site
USD 91,000 - 232,000
Technical Staff Engineer - Design (FPGA Fabric)
Technical Staff Engineer - Design (FPGA Fabric)

Microchip Technology Inc • San Jose (CA)

On-site
USD 91,000 - 232,000
Senior FPGA/SoC Design Engineer
Senior FPGA/SoC Design Engineer

Microchip Technology Inc. • Hauppauge (NY)

On-site
USD 91,000 - 232,000
Health benefits day one
ESPP program
Retirement plan
Technical Staff Engineer - Design (FPGA Fabric)
Technical Staff Engineer - Design (FPGA Fabric)

Microchip • San Jose (CA)

On-site
USD 88,000 - 232,000
Health benefits day one
Retirement savings plans
ESPP program with 2 year look back
Senior FPGA Systems Validation Engineer
Senior FPGA Systems Validation Engineer

Microchip • San Jose (CA)

On-site
USD 70,304 - 143,000
Wellness & medical benefits
Restricted stock grant
Employee stock purchase plan
+3
Senior FPGA Systems Engineer – Validation & Lab Bringup
Senior FPGA Systems Engineer – Validation & Lab Bringup

Microchip Technology Inc. • San Jose (CA)

On-site
USD 91,000 - 232,000