Senior FPGA Engineer - RTL/Verilog & High-Perf

Sandia National Laboratories

Albuquerque (NM)

On-site

USD 118,000 - 236,000

Full time

5 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Relocation assistance

Job summary

Sandia National Laboratories in Albuquerque is seeking an experienced FPGA design Engineer to join the Advanced RF Systems team. You will develop high‑performance RTL for FPGAs and collaborate with hardware and software engineers to field EW and communications systems.

The role requires HDL expertise (Verilog/VHDL), experience with Xilinx Vivado or Microsemi Libero, and the ability to obtain DOE Q and SCI clearances. Occasional travel and relocation support are provided.

Qualifications

  • Bachelor's degree in a relevant discipline and five years of directly relevant experience.
  • Ability to obtain and maintain a DOE Q clearance and SCI clearance.

Responsibilities

  • Design, simulate and implement synthesizable RTL for high performance FPGAs.
  • Create original designs and modify existing FPGA designs.
  • Analyze, design, and develop EW and communications systems and modules.
  • Work with hardware and software engineers to define and integrate new FPGA designs.
  • Negotiate technical and programmatic requirements with customers.
  • Troubleshoot problems and support anomaly resolution activities.
  • Interact with customers and stakeholders and represent Sandia within the technical community.
  • Mentor junior staff and travel occasionally to engage partners.

Skills

FPGA design
Verilog/VHDL
HDL
Embedded systems
Timing analysis
High‑speed interfaces
Testbench
Mentorship
Cross-functional work

Education

Bachelor's degree

Tools

Xilinx Vivado
Libero

Job description

Sandia National Laboratories in Albuquerque is seeking an experienced FPGA design Engineer to join the Advanced RF Systems team. You will develop high‑performance RTL for FPGAs and collaborate with hardware and software engineers to field EW and communications systems.

The role requires HDL expertise (Verilog/VHDL), experience with Xilinx Vivado or Microsemi Libero, and the ability to obtain DOE Q and SCI clearances. Occasional travel and relocation support are provided.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior FPGA Designer – Onsite with Relocation
Senior FPGA Designer – Onsite with Relocation

Sandia National Laboratories • New Mexico

On-site
USD 118,000 - 236,000
Relocation assistance
Affordable housing
Minimal traffic congestion
+1
FPGA Design Engineer - Early Career R&D
FPGA Design Engineer - Early Career R&D

Sandia National Laboratories • New Mexico

On-site
USD 102,000 - 200,000
Relocation assistance
Flexible work options
Great benefits
R&D FPGA Design Engineer (Early Career)
R&D FPGA Design Engineer (Early Career)

Sandia National Laboratories • Albuquerque (NM)

On-site
USD 102,000 - 200,000
Relocation assistance
Senior FPGA Design Engineer — SDR & RF Systems
Senior FPGA Design Engineer — SDR & RF Systems

Qualis LLC • Huntsville (AL)

On-site
USD 110,000 - 160,000
Health, dental, and vision insurance
401(k) match
Paid time off and holidays
+1
Senior Digital IC Design Engineer – RTL/ASIC
Senior Digital IC Design Engineer – RTL/ASIC

Sandia National Laboratories • New Mexico

On-site
USD 118,000 - 236,000
Flexible work arrangements
Relocation assistance
Generous vacation
FPGA Engineer
FPGA Engineer

ProFound People Pty Ltd • Irvine (CA)

On-site
USD 150,000 - 190,000
Senior FPGA Engineer for High-Performance Networking
Senior FPGA Engineer for High-Performance Networking

GCS Recruitment • Oregon (WI)

On-site
USD 110,000 - 160,000
Senior FPGA Engineer - RF/DSP Architect, 9/80 Schedule
Senior FPGA Engineer - RF/DSP Architect, 9/80 Schedule

L3Harris Technologies • San Diego (CA)

On-site
USD 127,000 - 237,000
Health and disability insurance
401(k) match
Flexible spending accounts
+4
Senior FPGA RTL Design Engineer for Wireless Prototypes
Senior FPGA RTL Design Engineer for Wireless Prototypes

ALTEN • California (MO)

On-site
USD 100,000 - 130,000
Senior RTL Design Architect for High-Performance SoCs
Senior RTL Design Architect for High-Performance SoCs

AMD • San Jose (CA)

Hybrid
USD 140,000 - 210,000
AMD benefits at a glance