Senior FPGA Engineer — High-Speed Test Equipment Relocation

Randstad USA

North Reading (MA)

On-site

USD 190,000 - 200,000

Full time

4 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Full W-2 benefits
Bonuses
Stock options
Paid relocation

Job summary

Randstad USA in North Reading, MA is seeking an experienced FPGA Engineer to design, implement, and verify high-performance FPGA architectures for next-generation automated test equipment. You will collaborate across hardware, software, and systems teams to solve complex signal integrity and high-speed data challenges.

The role offers a full W-2 benefits package, bonuses, stock options, and paid relocation. Work hours are 8am to 4pm in a permanent, onsite position requiring a Bachelor's degree.

Qualifications

  • Minimum 10 years of FPGA design experience.
  • Bachelor's degree required.
  • Experience with high-density, high-speed FPGA architectures.

Responsibilities

  • RTL Design & Architecture: Write clean, maintainable SystemVerilog/Verilog for high-density, high-speed FPGAs (AMD/Xilinx Vivado, Intel/Altera Quartus).
  • System Integration: Integrate embedded processors (e.g., MicroBlaze, ARM Cortex, PCIe controllers) and high-speed serial transceivers (Multi-Gigabit Transceivers).
  • Timing Closure: Perform complex synthesis, place-and-route, Static Timing Analysis (STA), and achieve timing closure on ultra-high-frequency designs.
  • Verification & Debug: Design verification testbenches in SystemVerilog/UVM and perform lab debugging using logic analyzers, high-speed oscilloscopes, and internal FPGA debug tools (e.g., ILA, SignalTap).
  • Cross-Functional Collaboration: Partner with board-level hardware engineers, firmware developers, and software teams to define hardware/software boundary interfaces and ensure system validation.

Skills

RTL Design & Architecture
SystemVerilog/Verilog
High-speed FPGA design
Timing closure
Verification & Debug
Cross-functional collaboration

Education

Bachelor's degree

Tools

Vivado
Quartus

Job description

Randstad USA in North Reading, MA is seeking an experienced FPGA Engineer to design, implement, and verify high-performance FPGA architectures for next-generation automated test equipment. You will collaborate across hardware, software, and systems teams to solve complex signal integrity and high-speed data challenges.

The role offers a full W-2 benefits package, bonuses, stock options, and paid relocation. Work hours are 8am to 4pm in a permanent, onsite position requiring a Bachelor's degree.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior FPGA Engineer: High-Impact, Stock Options & Bonus
Senior FPGA Engineer: High-Impact, Stock Options & Bonus

Randstad USA • North Reading (MA)

On-site
USD 150,000 - 165,000
Full W-2 benefits
Bonuses
Stock options
Electrical Engineer FPGA
Electrical Engineer FPGA

Randstad USA • North Reading (MA)

On-site
USD 150,000 - 165,000
Full W-2 benefits
Bonuses
Stock options
Jr Electrical Engineer FPGA
Jr Electrical Engineer FPGA

Randstad USA • North Reading (MA)

On-site
USD 115,000 - 125,000
Bonuses
Stock options
Senior FPGA Engineer
Senior FPGA Engineer

Randstad USA • North Reading (MA)

On-site
USD 190,000 - 200,000
Full W-2 benefits
Bonuses
Stock options
+1
Staff FPGA Engineer – High-Performance Test Platforms
Staff FPGA Engineer – High-Performance Test Platforms

Teradyne • North Reading (MA)

On-site
USD 123,000 - 197,000
Junior FPGA Engineer: Build High-Speed Test Platforms
Junior FPGA Engineer: Build High-Speed Test Platforms

Teradyne • Reading (MA)

On-site
USD 99,000 - 158,000
Health benefits
Tuition assistance
Paid vacation
Junior FPGA Engineer: High-Speed Digital Design
Junior FPGA Engineer: High-Speed Digital Design

Teradyne • North Reading (MA)

On-site
USD 99,000 - 158,000
Health benefits
Retirement plan
Tuition assistance
+1
Staff FPGA Engineer - High-Performance SoC Test
Staff FPGA Engineer - High-Performance SoC Test

Teradyne • Reading (MA)

Hybrid
USD 123,000 - 197,000
Health and dental benefits
Retirement savings plan
Paid vacation & holidays
+1
Senior FPGA Architect (Compute Test, North Reading)
Senior FPGA Architect (Compute Test, North Reading)

Teradyne • Reading (MA)

On-site
USD 155,000 - 248,000
Health and well-being benefits
Tuition assistance programs
Paid vacation & holidays
Onsite FPGA Design Engineer I - Relocation Eligible
Onsite FPGA Design Engineer I - Relocation Eligible

RTX • Tewksbury (MA)

On-site
USD 57,000 - 109,000
Relocation Eligibility