Senior FPGA & Digital Design Engineer – Test Instruments

Teradyne

Tualatin (OR)

On-site

USD 155,000 - 248,000

Full time

2 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Teradyne in Oregon is seeking a Semiconductor Design Engineer to drive architecture, verification, and lab validation of advanced test instrumentation within the Compute Test Division. You will lead FPGA-based projects, collaborating across hardware, software, systems, and verification teams to ensure robust, scalable designs.

The ideal candidate brings deep FPGA experience, strong digital logic design skills, and hands-on work with Verilog, SystemVerilog, Python, and VHDL, plus familiarity with

Qualifications

  • BS in Electrical Engineering or related field; advanced degree preferred.
  • 10+ years in hardware development with emphasis on digital logic and FPGA design.
  • Strong FPGA toolchain experience (Xilinx/Intel) and timing analysis expertise.
  • Proficient in Verilog, SystemVerilog; familiarity with VHDL, C/C++, Python.
  • Experience with PCIe, SERDES, DDRx, USB, I2C, SPI, and high-speed interfaces.
  • Background in Windows and Linux, and CI methodologies; strong debugging skills.

Responsibilities

  • Lead architecture, design, verification, and lab validation for test instruments and systems.
  • Develop scalable, high-performance digital design solutions with maintainability in mind.
  • Collaborate with hardware, software, systems, and design verification teams to define requirements.
  • Build and execute product integration, verification testing, debugging, and prototyping.
  • Mentor junior engineers and provide technical leadership for FPGA projects.
  • Drive process improvements and tool evaluations to sustain engineering excellence.

Skills

Digital logic design
FPGA physical design
Verilog
SystemVerilog
Python
C/C++
PCIe/SerDes interfaces
Xilinx/Intel FPGAs
Timing analysis
Troubleshooting

Education

BS in Electrical Engineering or related field

Tools

Cadence Xcelium
Synopsys SpyGlass CDC/LINT
Xilinx Vivado
Intel Quartus
Git
JIRA
CI tools

Job description

Teradyne in Oregon is seeking a Semiconductor Design Engineer to drive architecture, verification, and lab validation of advanced test instrumentation within the Compute Test Division. You will lead FPGA-based projects, collaborating across hardware, software, systems, and verification teams to ensure robust, scalable designs.

The ideal candidate brings deep FPGA experience, strong digital logic design skills, and hands-on work with Verilog, SystemVerilog, Python, and VHDL, plus familiarity with

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior FPGA & Digital Design Engineer - Compute Test (OR)
Senior FPGA & Digital Design Engineer - Compute Test (OR)

Teradyne • Tualatin (OR)

On-site
USD 155,000 - 248,000
Medical, dental, vision
Retirement plans
Life and disability insurance
+2
Semiconductor Design Engineer (Compute Test, Oregon)
Semiconductor Design Engineer (Compute Test, Oregon)

Teradyne • Tualatin (OR)

On-site
USD 155,000 - 248,000
Medical, dental, vision
Retirement plans
Life and disability insurance
+2
Semiconductor Design Engineer
Semiconductor Design Engineer

Teradyne • Tualatin (OR)

On-site
USD 155,000 - 248,000
Senior FPGA Architect for High-Performance Compute Test
Senior FPGA Architect for High-Performance Compute Test

Teradyne • Tualatin (OR)

On-site
USD 192,000 - 308,000
FPGA Architect (Compute Test, Oregon)
FPGA Architect (Compute Test, Oregon)

Teradyne • Tualatin (OR)

On-site
USD 192,000 - 308,000
Senior FPGA Design Engineer - Memory Test & RTL Architect
Senior FPGA Design Engineer - Memory Test & RTL Architect

Teradyne • Tualatin (OR)

On-site
USD 170,000 - 273,000
Discretionary bonus
Comprehensive benefits package
Senior FPGA Design Engineer,( Nextest, Tualatin, OR)
Senior FPGA Design Engineer,( Nextest, Tualatin, OR)

Teradyne • Tualatin (OR)

On-site
USD 123,000 - 197,000
Health insurance
Dental & vision coverage
Retirement savings plans
+2
Senior FPGA Verification Engineer - SystemVerilog & UVM
Senior FPGA Verification Engineer - SystemVerilog & UVM

Teradyne • San Jose (CA)

On-site
USD 135,000 - 217,000
Medical insurance
Dental insurance
Vision insurance
+2
Semiconductor Design Engineer [Teradyne, N. Reading, MA]
Semiconductor Design Engineer [Teradyne, N. Reading, MA]

Teradyne • Reading (MA)

On-site
USD 140,000 - 225,000
Medical, dental, vision insurance
Flexible spending accounts
Retirement savings plans
+1
Senior FPGA Architect for Memory Test Systems
Senior FPGA Architect for Memory Test Systems

Teradyne • Tualatin (OR)

On-site
USD 123,000 - 197,000
Health insurance
Dental & vision coverage
Retirement savings plans
+2