Senior FPGA & Digital Design Engineer - Compute Test (OR)

Teradyne

Tualatin (OR)

On-site

USD 155,000 - 248,000

Full time

8 days ago

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical, dental, vision
Retirement plans
Life and disability insurance
Paid vacation & holidays
Tuition assistance

Job summary

Teradyne, a global test and automation specialist, seeks a Semiconductor Design Engineer for its Compute Test Division. The role focuses on advancing digital test instrumentation architecture, design, verification, and lab validation across multi-site teams.

You will collaborate with hardware, software, systems, and verification groups to ensure high-quality test solutions, mentoring engineers and driving engineering excellence.

Qualifications

  • BS in Electrical Engineering or related field.
  • Minimum of 10 years of hardware development experience.
  • Strong digital logic design and FPGA physical design experience.

Responsibilities

  • Lead architecture, design, implementation, verification, and lab validation for test instruments and systems.
  • Develop scalable, high-performance digital design solutions.
  • Collaborate with hardware, software, systems, and design verification teams to define requirements and test coverage.
  • Build and execute product integration, verification testing, debug, prototyping, and characterization experiments.
  • Mentor junior engineers and provide technical leadership for FPGA projects.

Skills

Digital logic design
FPGA
Verilog
Python
C/C++
SystemVerilog
VHDL
PCIe
AXI
DSP/Signal integrity

Education

BS in Electrical Engineering

Tools

Cadence Xcelium
Synopsys SpyGlass
Xilinx Vivado
Intel Quartus
ClearCase
Git
JIRA

Job description

Teradyne, a global test and automation specialist, seeks a Semiconductor Design Engineer for its Compute Test Division. The role focuses on advancing digital test instrumentation architecture, design, verification, and lab validation across multi-site teams.

You will collaborate with hardware, software, systems, and verification groups to ensure high-quality test solutions, mentoring engineers and driving engineering excellence.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior FPGA Architect for High-Performance Compute Test
Senior FPGA Architect for High-Performance Compute Test

Teradyne • Tualatin (OR)

On-site
USD 192,000 - 308,000
Senior FPGA Design Engineer
Senior FPGA Design Engineer

ALKU • North Reading (MA)

On-site
USD 150,000 - 190,000
Senior FPGA Design Engineer - Lead High-Speed Test Systems
Senior FPGA Design Engineer - Lead High-Speed Test Systems

ALKU • North Reading (MA)

On-site
USD 150,000 - 190,000
Semiconductor Design Engineer (Compute Test, Oregon)
Semiconductor Design Engineer (Compute Test, Oregon)

Teradyne • Tualatin (OR)

On-site
USD 155,000 - 248,000
Medical, dental, vision
Retirement plans
Life and disability insurance
+2
Semiconductor Design Engineer [Teradyne, N. Reading, MA]
Semiconductor Design Engineer [Teradyne, N. Reading, MA]

Teradyne • Reading (MA)

On-site
USD 140,000 - 225,000
Medical, dental, vision insurance
Flexible spending accounts
Retirement savings plans
+1
FPGA Architect (Compute Test, Oregon)
FPGA Architect (Compute Test, Oregon)

Teradyne • Tualatin (OR)

On-site
USD 192,000 - 308,000
Senior Hardware Architect: High-Speed FPGA Systems
Senior Hardware Architect: High-Speed FPGA Systems

Teradyne • San Jose (CA)

On-site
USD 111,000 - 179,000
Medical, dental, and vision insurance
Flexible Spending Accounts
Retirement savings plans
+1
Memory Test FPGA Engineering Manager - Lead & Deliver
Memory Test FPGA Engineering Manager - Lead & Deliver

Teradyne • San Jose (CA)

On-site
USD 171,000 - 274,000
Senior FPGA Verification Engineer - SystemVerilog & UVM
Senior FPGA Verification Engineer - SystemVerilog & UVM

Teradyne • San Jose (CA)

On-site
USD 135,000 - 217,000
Medical insurance
Dental insurance
Vision insurance
+2
Senior FPGA Design Engineer - Memory Test & RTL Architect
Senior FPGA Design Engineer - Memory Test & RTL Architect

Teradyne • Tualatin (OR)

On-site
USD 170,000 - 273,000
Discretionary bonus
Comprehensive benefits package