Semiconductor Design Engineer

Teradyne

Tualatin (OR)

On-site

USD 155,000 - 248,000

Full time

2 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Teradyne in Oregon is seeking a Semiconductor Design Engineer to drive architecture, verification, and lab validation of advanced test instrumentation within the Compute Test Division. You will lead FPGA-based projects, collaborating across hardware, software, systems, and verification teams to ensure robust, scalable designs.

The ideal candidate brings deep FPGA experience, strong digital logic design skills, and hands-on work with Verilog, SystemVerilog, Python, and VHDL, plus familiarity with

Qualifications

  • BS in Electrical Engineering or related field; advanced degree preferred.
  • 10+ years in hardware development with emphasis on digital logic and FPGA design.
  • Strong FPGA toolchain experience (Xilinx/Intel) and timing analysis expertise.
  • Proficient in Verilog, SystemVerilog; familiarity with VHDL, C/C++, Python.
  • Experience with PCIe, SERDES, DDRx, USB, I2C, SPI, and high-speed interfaces.
  • Background in Windows and Linux, and CI methodologies; strong debugging skills.

Responsibilities

  • Lead architecture, design, verification, and lab validation for test instruments and systems.
  • Develop scalable, high-performance digital design solutions with maintainability in mind.
  • Collaborate with hardware, software, systems, and design verification teams to define requirements.
  • Build and execute product integration, verification testing, debugging, and prototyping.
  • Mentor junior engineers and provide technical leadership for FPGA projects.
  • Drive process improvements and tool evaluations to sustain engineering excellence.

Skills

Digital logic design
FPGA physical design
Verilog
SystemVerilog
Python
C/C++
PCIe/SerDes interfaces
Xilinx/Intel FPGAs
Timing analysis
Troubleshooting

Education

BS in Electrical Engineering or related field

Tools

Cadence Xcelium
Synopsys SpyGlass CDC/LINT
Xilinx Vivado
Intel Quartus
Git
JIRA
CI tools

Job description

Select how often (in days) to receive an alert:

Date: Aug 18, 2026

Location: Tualatin, OR, US

We are the global test and automation specialists, powering next-generation technologies through sophisticated solutions. Behind every electronic device you use, Teradyne's test technology ensures your device works right the first time, every time! Our portfolio of automation solutions help manufacturers to develop and deliver products quickly, efficiently and cost-effectively. Together,Teradyne companies deliver manufacturing automation across industries and applications around the world!

We attract, develop, and retain a high-performance workforce, comprised of people with diverse backgrounds and a shared drive for excellence. We strive to foster a positive and inclusive work environment that helps employees, and communities, thrive.

Our Purpose

TERADYNE, where experience meets innovation and driving excellence in every connection. We are fueled by creativity and diversity of thought and in our workforce. Our employees are supported to innovate and learn something new every day.

We cultivate a culture of inclusion for all employees that respects their individual strengths, views, and experiences. We believe that our differences enable us to be a better team – one that makes better decisions, drives innovation and delivers better business results.

Opportunity Overview

The Semiconductor Design Engineer will play a key role within Teradyne’s Compute Test Division Engineering team, focusing on the development of advanced test instrumentation. This role supports architecture, design, implementation, verification, and lab validation in a dynamic, multi-site engineering environment. The ideal candidate will bring strong digital logic design expertise, hands-on FPGA experience, and the ability to collaborate across hardware, software, systems, and verification teams.

  • Lead architecture, design, implementation, verification, and lab validation for test instruments and systems.
  • Develop scalable, high-performance, high-quality, extensible, and maintainable digital design solutions.
  • Collaborate with hardware, software, systems, and design verification teams to define requirements and achieve appropriate test coverage.
  • Build and execute product integration, verification testing, debug, prototyping, and characterization experiments.
  • Mentor junior engineers and provide technical leadership for FPGA project teams.
  • Support logic design process improvement initiatives and tool evaluations to sustain engineering excellence and product quality.
All About You

We seek individuals who share our passion and determination. Our commitment to customer success drives us to go the extra mile. If you’re ready to join us in this mission, take a closer look at the minimum criteria for the position.

  • BS in Electrical Engineering or a related field required; advanced degree preferred.
  • Minimum of 10 years of practical hardware development experience.
  • Primary experience in digital logic design and FPGA physical design, including floor-planning, place and route, and static timing analysis.
  • Expertise with Verilog and a scripting language such as Python, TCL, or PERL.
  • Experience with Xilinx and/or Intel FPGAs; standard cell ASIC design experience preferred.
  • Familiarity with SystemVerilog, UVM, VHDL, C, and C++ preferred.
  • Working knowledge of PCIe, AXI, DDRx, SERDES, USB, I2C, SPI, 10/100GE, PLL, HBM, DLL, ADC, DAC, MIPI, DisplayPort, and PRBS technologies.
  • Experience with Windows and Linux operating systems, as well as development tools including Cadence Xcelium, Synopsys SpyGlass CDC/LINT, Xilinx Vivado, Intel Quartus, ClearCase, Git, SVN, JIRA, and continuous integration methodologies.
  • Understanding of design for high-speed signal integrity.
  • Excellent troubleshooting, debugging, and problem-solving skills.
  • Strong verbal, written, and presentation skills.
  • Experience working in cross-functional teams designing complex systems.
  • Commitment to excellence, efficiency, mentorship, and product quality.
Compensation

The base salary range for this role is $154,900-$247,800. This range is a good faith estimate, and the amount of base salary will correspond with experience and skill set. This range can also fluctuate depending on demand and location.

Incentive Plan

This job is eligible for discretionary bonus(es) based on financial performance.

Benefits

Teradyne offers a variety of robust health and well-being benefit programs, including medical, dental, vision, Flexible Spending Accounts, retirement savings plans, life and disability insurance, paid vacation & holidays, tuition assistance programs, and more.

Job Segment

Testing, Design Engineer, Manufacturing Engineer, Test Engineer, Business Process, Technology, Engineering, Management

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Semiconductor Design Engineer (Compute Test, Oregon)
Semiconductor Design Engineer (Compute Test, Oregon)

Teradyne • Tualatin (OR)

On-site
USD 155,000 - 248,000
Medical, dental, vision
Retirement plans
Life and disability insurance
+2
Semiconductor Design Engineer [Teradyne, N. Reading, MA]
Semiconductor Design Engineer [Teradyne, N. Reading, MA]

Teradyne • Reading (MA)

On-site
USD 140,000 - 225,000
Medical, dental, vision insurance
Flexible spending accounts
Retirement savings plans
+1
FPGA Architect (Compute Test, Oregon)
FPGA Architect (Compute Test, Oregon)

Teradyne • Tualatin (OR)

On-site
USD 192,000 - 308,000
Senior FPGA Design Engineer,( Nextest, Tualatin, OR)
Senior FPGA Design Engineer,( Nextest, Tualatin, OR)

Teradyne • Tualatin (OR)

On-site
USD 123,000 - 197,000
Health insurance
Dental & vision coverage
Retirement savings plans
+2
Systems Engineer
Systems Engineer

Teradyne • Agoura Hills (CA)

On-site
USD 154,000 - 246,000
Health insurance
Tuition assistance
Paid vacation
Digital Verification Engineer (MTD, San Jose, CA)
Digital Verification Engineer (MTD, San Jose, CA)

Teradyne • San Jose (CA)

On-site
USD 135,000 - 217,000
Medical insurance
Dental insurance
Vision insurance
+2
Systems Engineer (Teradyne, Agoura Hills, CA)
Systems Engineer (Teradyne, Agoura Hills, CA)

Teradyne • Agoura Hills (CA)

Hybrid
USD 154,000 - 246,000
Sr. System Integration/HAL Engineer (Teradyne, North Reading)
Sr. System Integration/HAL Engineer (Teradyne, North Reading)

Teradyne • Tualatin (OR)

On-site
USD 161,000 - 259,000
Medical insurance
Dental insurance
Vision insurance
+4
ASIC/FPGA Methodology Engineer (TERADYNE, North Reading, MA)
ASIC/FPGA Methodology Engineer (TERADYNE, North Reading, MA)

Teradyne • Reading (MA)

On-site
USD 155,000 - 248,000
Medical insurance
Dental insurance
Vision insurance
+1
RTL Design Engineer (TERADYNE, North Reading, MA)
RTL Design Engineer (TERADYNE, North Reading, MA)

Teradyne • Reading (MA)

On-site
USD 123,000 - 197,000
Health and well-being benefits
Medical, dental, vision coverage
Flexible Spending Accounts
+4