Senior FPGA Design Engineer — Secret Clearance Eligible

Northrop Grumman

Los Angeles (CA)

On-site

USD 125,000 - 188,000

Full time

3 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Northrop Grumman is seeking an FPGA Digital Design Engineer Level 3 to join our team at Northridge, CA. This full-time, on-site role focuses on FPGA/ASIC design across the full product lifecycle, applying Model-based Engineering, DevSecOps and Agile practices to deliver critical national defense capabilities.

The position requires a strong background in digital signal processing, VHDL/Verilog, and experience with SoC FPGAs, EDA tools, and DOORS.

Qualifications

  • Bachelor’s degree in electrical engineering or other STEM (Science, Technology, Engineering or Mathematics) discipline with 8+ years of digital design & verification engineering experience using industry standard simulation tools; or 6+ years with an MS degree
  • Must have hands-on FPGA design experience with VHDL and/or Verilog within the past 6 years.
  • Experience with AMD/Xilinx and/or Intel/Altera SoC FPGAs. Experience with Electronic Design Automation (EDA) Tools: Vivado, Quartus, and QuestaSim.
  • Experienced with DOORS.
  • Experience with Programmable Logic / FPGA / Digital requirements decomposition, verification, tracing, and design.
  • Must be able to obtain an Active US Government Secret security clearance

Responsibilities

  • Design, develop, modify and evaluate digital electronic parts, components or integrated circuitry for digital electronic equipment and other hardware systems.
  • Determine design approaches and parameters.
  • Analyze equipment to establish operating data, conduct experimental tests, and evaluate results.
  • Select components and equipment based on analysis of specifications and reliability.
  • Review vendor capability to support product development.
  • Responsible for research, design, and development for complex high speed digital designs
  • Support the implementation of digital FPGA hardware architecture and algorithms
  • Collaborate with Systems Engineering to ensure firmware design meets system level requirements
  • Review designs and analysis

Skills

FPGA design
VHDL
Verilog
DOORS
ModelSim
QuestaSim
Vivado
Quartus
SoC FPGA

Education

Bachelor's degree in Electrical Engineering or STEM

Tools

Vivado
Quartus
QuestaSim

Job description

Northrop Grumman is seeking an FPGA Digital Design Engineer Level 3 to join our team at Northridge, CA. This full-time, on-site role focuses on FPGA/ASIC design across the full product lifecycle, applying Model-based Engineering, DevSecOps and Agile practices to deliver critical national defense capabilities.

The position requires a strong background in digital signal processing, VHDL/Verilog, and experience with SoC FPGAs, EDA tools, and DOORS.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal FPGA Design Engineer - On-Site, Secret Clearance
Principal FPGA Design Engineer - On-Site, Secret Clearance

Northrop Grumman • United States

On-site
USD 119,600 - 179,400
Health insurance
Life and disability insurance
Company-paid holidays
+1
Lead FPGA Design Engineer – Defense, On-Site, Secret Clearance
Lead FPGA Design Engineer – Defense, On-Site, Secret Clearance

Northrop Grumman • Palatine Township (IL)

On-site
USD 120,000 - 224,000
Relocation assistance
Travel 10% of the time
Senior FPGA Digital Design Engineer (Level 4)
Senior FPGA Digital Design Engineer (Level 4)

Northrop Grumman • Los Angeles (CA)

On-site
USD 156,000 - 235,000
Relocation assistance may be available
FPGA Digital Design Engineer Level 3 (AHT)
FPGA Digital Design Engineer Level 3 (AHT)

Northrop Grumman • Los Angeles (CA)

On-site
USD 125,000 - 188,000
Principal Digital Engineer: FPGA & Firmware Lead (Secret)
Principal Digital Engineer: FPGA & Firmware Lead (Secret)

Northrop Grumman • Morrisville (NC)

On-site
USD 120,000 - 224,000
Senior Principal Digital Engineer - FPGA & Firmware (Secret)
Senior Principal Digital Engineer - FPGA & Firmware (Secret)

Northrop Grumman • Middle River (MD)

On-site
USD 149,000 - 224,000
Senior FPGA Design Engineer (Secret Clearance)
Senior FPGA Design Engineer (Secret Clearance)

0902 SP - Launch Vehicles • United States

On-site
USD 108,200 - 162,400
Health insurance
Life insurance
Disability insurance
+2
Secret-Cleared FPGA Design Engineer
Secret-Cleared FPGA Design Engineer

Northrop Grumman • Rolling Meadows (IL)

On-site
USD 96,000 - 145,000
Health insurance
Life insurance
Disability insurance
+3
Senior Principal Digital Engineer - FPGA & Firmware (Secret)
Senior Principal Digital Engineer - FPGA & Firmware (Secret)

Northrop Grumman Corp. (JP) • Linthicum (MD)

On-site
USD 120,000 - 179,000
Health insurance
Life and disability insurance
Savings plan
+1
Senior FPGA & Digital Systems Engineer
Senior FPGA & Digital Systems Engineer

Northrop Grumman • Warner Robins (GA)

On-site
USD 168,000 - 252,000
Health insurance coverage
Life and disability insurance
Savings plan
+2