Senior FPGA Design Engineer (Secret Clearance)

0902 SP - Launch Vehicles

United States

On-site

USD 108,200 - 162,400

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Health insurance
Life insurance
Disability insurance
Savings plan
Holidays & PTO

Job summary

Northrop Grumman Space Systems in Chandler, AZ seeks a Principal FPGA Digital Engineer to join the Electro-Optics Group within Launch Vehicles. You will collaborate with senior FPGA engineers and cross-disciplinary teams to resolve design and integration challenges.

The role emphasizes developing test benches to validate FPGA designs for functional and timing requirements, managing multiple configurations, and documenting results.

Qualifications

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field.
  • 5+ years of relevant FPGA/SoC design experience.
  • Ability to obtain a DoD Secret clearance at application time.
  • Solid background in FPGA/SoC design with VHDL/Verilog.
  • Experience with AMD Xilinx FPGAs/SoCs.
  • Knowledgeable in timing constraints, MOSA interfaces, and OSVVM/UVM.

Responsibilities

  • Collaborate with senior FPGA engineers and multidisciplinary teams to resolve design and integration challenges.
  • Develop and execute advanced test benches to verify FPGA designs meet functional and timing requirements.
  • Generate, verify & integrate IO and image processing HDL modules with overall device architecture.
  • Ensure compliance with internal design standards across development lifecycle.
  • Oversee configuration management of multiple FPGA bitstream build configurations.
  • Prepare, present, and maintain design documentation and verification reports.

Skills

FPGA/SoC design
VHDL/Verilog
Vivado/Vitis
OSVVM/UVM
Questa/ModelSim
Logic analyzers/oscilloscopes
Embedded C/C++

Education

Bachelor’s degree in Electrical/Computer Engineering
Master’s degree (optional)
PhD (optional)

Tools

Vivado IDE
Vitis
Questa/ModelSim

Job description

Northrop Grumman Space Systems in Chandler, AZ seeks a Principal FPGA Digital Engineer to join the Electro-Optics Group within Launch Vehicles. You will collaborate with senior FPGA engineers and cross-disciplinary teams to resolve design and integration challenges.

The role emphasizes developing test benches to validate FPGA designs for functional and timing requirements, managing multiple configurations, and documenting results.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Principal FPGA Engineer — Secret Clearance, Relocation
Principal FPGA Engineer — Secret Clearance, Relocation

Northrop Grumman • Chandler (AZ)

On-site
USD 108,000 - 163,000
Relocation assistance
Discretionary bonus
Long-term incentives
FPGA Design Engineer — Early Career, Secret Clearance
FPGA Design Engineer — Early Career, Secret Clearance

0902 SP - Launch Vehicles • United States

On-site
USD 87,200 - 130,800
Relocation assistance
Health insurance
Bonuses & Long Term Incentives
+1
FPGA Design Engineer — Early-Career, Secret Clearance
FPGA Design Engineer — Early-Career, Secret Clearance

Northrop Grumman • Chandler (AZ)

On-site
USD 87,200 - 130,800
Health insurance
Paid time off
Discretionary bonus
Senior Principal Digital FPGA Engineer — Secret Clearance
Senior Principal Digital FPGA Engineer — Secret Clearance

Northrop Grumman • Baltimore (MD)

On-site
USD 120,000 - 224,000
Health insurance
Life and disability insurance
Savings plan
+2
Principal FPGA Digital Engineer - 3
Principal FPGA Digital Engineer - 3

Northrop Grumman • Chandler (AZ)

On-site
USD 108,000 - 163,000
Relocation assistance
Discretionary bonus
Long-term incentives
Lead FPGA/ASIC Engineer, Space Systems
Lead FPGA/ASIC Engineer, Space Systems

Northrop Grumman • Gilbert (AZ)

On-site
USD 98,000 - 148,000
Health insurance
Life and disability insurance
Savings plan
+1
FPGA Digital Engineer - 2
FPGA Digital Engineer - 2

Northrop Grumman • Chandler (AZ)

On-site
USD 87,200 - 130,800
Health insurance
Paid time off
Discretionary bonus
FPGA Digital Engineer - 2
FPGA Digital Engineer - 2

0902 SP - Launch Vehicles • United States

On-site
USD 87,200 - 130,800
Relocation assistance
Health insurance
Bonuses & Long Term Incentives
+1
Principal Digital FPGA Engineer — Secret Clearance
Principal Digital FPGA Engineer — Secret Clearance

Northrop Grumman • San Diego (CA)

On-site
USD 125,000 - 188,000
Health and disability insurance
Savings plan
Paid holidays and PTO
Principal FPGA Digital Engineer - 3
Principal FPGA Digital Engineer - 3

0902 SP - Launch Vehicles • United States

On-site
USD 108,000 - 163,000
Health insurance
Life insurance
Disability insurance
+2