Lead FPGA/ASIC Engineer, Space Systems

Northrop Grumman

Gilbert (AZ)

On-site

USD 98,000 - 148,000

Full time

24 hours ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Health insurance
Life and disability insurance
Savings plan
Paid holidays and PTO

Job summary

Northrop Grumman in Gilbert, AZ is seeking a FPGA/ASIC Engineer - Level 3 to join our Space Systems Sector team. You will conduct research, requirements analysis and design, coding, test bench design, verification, synthesis and place & route for our C&DH products, specializing in FPGA/ASIC for space applications.

Responsibilities include HDL design for FPGA/ASIC, verification via simulation and lab testing, synthesis, timing analysis and place & route; experience with space environments

Qualifications

  • Bachelor’s degree in STEM with 5+ years in FPGA/ASIC design or Master’s with 3+ years
  • Experience in RTL design for aerospace/space applications
  • Proficient in FPGA design flow: RTL/gate, synthesis, P&R, STA, power analysis
  • Industry experience in FPGA Design, Simulation and V&V

Responsibilities

  • HDL design for FPGA/ASIC applications
  • FPGA/ASIC verification via simulation and emulation
  • FPGA/ASIC synthesis, timing analysis, and place & route
  • Design for space environments or space applications

Skills

RTL design
FPGA design
V&V
HDL

Education

Bachelor's degree in STEM
Advanced degree preferred

Tools

Xilinx ISE/Vivado
ModelSim/QuestaSim
Synplify

Job description

Northrop Grumman in Gilbert, AZ is seeking a FPGA/ASIC Engineer - Level 3 to join our Space Systems Sector team. You will conduct research, requirements analysis and design, coding, test bench design, verification, synthesis and place & route for our C&DH products, specializing in FPGA/ASIC for space applications.

Responsibilities include HDL design for FPGA/ASIC, verification via simulation and lab testing, synthesis, timing analysis and place & route; experience with space environments

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Principal Engineer Electrical
Principal Engineer Electrical

0909 SP - Orbital Space Systems • United States

On-site
USD 98,000 - 148,000
Health insurance
Life and disability insurance
Paid time off (PTO)
Senior FPGA/ASIC Engineer for Space Systems
Senior FPGA/ASIC Engineer for Space Systems

0909 SP - Orbital Space Systems • United States

On-site
USD 98,000 - 148,000
Health insurance
Life and disability insurance
Paid time off (PTO)
Principal Engineer Electrical
Principal Engineer Electrical

Northrop Grumman • Gilbert (AZ)

On-site
USD 98,000 - 148,000
Health insurance
Life and disability insurance
Savings plan
+1
Senior FPGA Design Engineer (Secret Clearance)
Senior FPGA Design Engineer (Secret Clearance)

0902 SP - Launch Vehicles • United States

On-site
USD 108,000 - 163,000
Health insurance
Life insurance
Disability insurance
+2
Lead Spaceflight Electrical Engineer
Lead Spaceflight Electrical Engineer

Northrop Grumman • Gilbert (AZ)

On-site
USD 98,000 - 148,000
Health insurance
Paid time off
Discretionary bonus
Space ASIC Engineer: RTL, Verification & DSP
Space ASIC Engineer: RTL, Verification & DSP

0090 CORP-Corporate Office • United States

On-site
USD 125,000 - 235,000
Health insurance
Life and disability insurance
Savings plan
+1
FPGA Design Engineer — Early Career, Secret Clearance
FPGA Design Engineer — Early Career, Secret Clearance

0902 SP - Launch Vehicles • United States

On-site
USD 87,200 - 130,800
Relocation assistance
Health insurance
Bonuses & Long Term Incentives
+1
TS/SCI Eligible FPGA Design Engineer – Space Systems
TS/SCI Eligible FPGA Design Engineer – Space Systems

Northrop Grumman • Rolling Meadows (IL)

On-site
USD 119,000 - 180,000
Health insurance
Paid time off
Retirement savings plan
Space FPGA/ASIC Engineer — SCI Clearance
Space FPGA/ASIC Engineer — SCI Clearance

Northrop Grumman • Virginia (MN)

On-site
USD 114,000 - 171,000
Health insurance
Life and disability insurance
Paid time off
FPGA Design Engineer — Early-Career, Secret Clearance
FPGA Design Engineer — Early-Career, Secret Clearance

Northrop Grumman • Chandler (AZ)

On-site
USD 87,200 - 130,800
Health insurance
Paid time off
Discretionary bonus