Senior Electronics Engineer – Hardware Validation

Astera Labs

San Jose (CA)

On-site

USD 140,000 - 190,000

Full time

11 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Astera Labs, located in San Jose, CA, seeks a Senior/Staff Electronics Engineer to lead hardware electrical validation bridging design and post-silicon teams. The role focuses on PCBAs, test plans, and de-risking circuits across the full hardware lifecycle.

You will bring up boards, debug complex issues, and collaborate with System Validation and FAEs to enable robust, scalable hardware solutions in a fast-paced environment.

Qualifications

  • Bachelor degree in EE with 3+ years of hardware test or design.
  • Demonstrated strong ability in hardware test and debugging.
  • Expert understanding of PDNs, power regulators, clocks.
  • Ability to create test descriptions from schematic designs.
  • Knowledge of full hardware product lifecycle from kickoff to RTM.
  • Experience with lab test equipment and measurement tools.

Responsibilities

  • Support hardware design teams with de-risking circuits from project kick-off to gerber out.
  • Develop comprehensive hardware electrical validation plans using correct test methods and processes.
  • Bring up the PCBAs upon arrival in the lab, and execute the electrical validation plans to validate all circuits on the board.
  • Debug complex multi-point failures in hardware - power regulators, PDNs, clock synthesizers, digital control paths, I2C, SPI, etc.
  • Rework components on the PCBAs to unblock debugging activities.
  • Pre-empt and de-risk system validation architectures - collaborate with the System Validation teams.
  • Support hardware activities in auxiliary teams - Post-Silicon Electrical Validation, Product Apps, System Validation, FAEs, etc.
  • Support the new designs using knowledge of existing products to de-risk new features and requirements.

Skills

Circuit analysis
Hardware testing
Power regulators
Schematic to test plans
RTM lifecycle
Python automation
Lab equipment operation

Education

Bachelor's degree in EE

Tools

Oscilloscopes
e-loads
VNA
TDR
Environmental chambers

Job description

Astera Labs, located in San Jose, CA, seeks a Senior/Staff Electronics Engineer to lead hardware electrical validation bridging design and post-silicon teams. The role focuses on PCBAs, test plans, and de-risking circuits across the full hardware lifecycle.

You will bring up boards, debug complex issues, and collaborate with System Validation and FAEs to enable robust, scalable hardware solutions in a fast-paced environment.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal Hardware Validation Engineer: PCBA & Test Expert
Principal Hardware Validation Engineer: PCBA & Test Expert

Astera Labs • San Jose (CA)

On-site
USD 185,000 - 240,000
Senior/Staff Electronics Engineer - Board Validation
Senior/Staff Electronics Engineer - Board Validation

Astera Labs • San Jose (CA)

On-site
USD 140,000 - 190,000
Principal Hardware Validation Engineer
Principal Hardware Validation Engineer

Astera Labs • San Jose (CA)

On-site
USD 185,000 - 240,000
Senior SerDes Bring-Up Validation Engineer
Senior SerDes Bring-Up Validation Engineer

Astera Labs • San Jose (CA)

On-site
USD 185,000 - 240,000
Principal Hardware Validation Architect for AI Connectivity
Principal Hardware Validation Architect for AI Connectivity

Astera Labs • San Jose (CA)

On-site
USD 185,000 - 240,000
Principal Silicon Validation Engineer
Principal Silicon Validation Engineer

Astera Labs • San Jose (CA)

On-site
USD 180,000 - 260,000
Senior Emulation Architect for SoC Validation
Senior Emulation Architect for SoC Validation

Astera Labs • San Jose (CA)

On-site
USD 207,000 - 230,000
Senior Director, Hardware Design for Rack-Scale AI
Senior Director, Hardware Design for Rack-Scale AI

SilverShoots • San Jose (CA)

On-site
USD 220,000 - 280,000
Lead SerDes Bring-Up & Validation Engineer
Lead SerDes Bring-Up & Validation Engineer

Astera Labs • San Jose (CA), Northern (KY)

Hybrid
USD 185,000 - 240,000
Senior ATE Test Engineer (SoC & High‑Speed)
Senior ATE Test Engineer (SoC & High‑Speed)

Astera Labs • San Jose (CA)

On-site
USD 136,000 - 170,000
Discretionary bonus
Benefits