A complete application in a minute — tailored resume and cover letter, ready to send.
Astera Labs seeks a Principal Hardware Validation Engineer to bridge Hardware Electrical Design and Post-Silicon Validation. You will validate PCBAs, lead test plans, and debug complex hardware issues in a fast-paced lab environment.
You will bring up boards, de-risk power regulators and interfaces, and collaborate across teams to ensure robust product readiness for customers and partners.
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs’ Intelligent Connectivity Platform integrates CXL®, Ethernet, NVLink, PCIe®, and UALink™ semiconductor-based technologies with the company’s COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company’s custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at www.asteralabs.com. As a Principal Hardware Validation Engineer you will join the Hardware Electrical Validation team at Astera Labs, linking between the Hardware Electrical Design teams and Post-Silicon Electrical Validation teams, among others. Note: This role is not post-silicon electrical validation; it is electrical validation of PCBAs and related hardware products.
The base salary range is $185,000 USD - $240,000 USD. Your base salary will be determined based on your location, experience, and the pay of employees in similar positions.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.