Senior DRAM Modeling Engineer – TCAD & Device Physics

Micron Technology, Inc.

Boise (ID)

On-site

USD 110,000 - 150,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Medical, dental, vision plans
Paid time off
Paid holidays
Benefits guide

Job summary

Micron Technology in Boise, Idaho, invites applications for a Process Integration Engineer in the DRAM R&D Memory Group. The role focuses on developing and applying advanced semiconductor device and process models to enable future DRAM memory scaling for AI-enabled customers.

You will leverage simulation, device physics, and experimental validation to accelerate technology development. As an embedded modeling engineer, you will work with TCAD/Silvaco/Sentaurus and partner with Process

Qualifications

  • Minimum education: PhD or MS in Electrical Engineering, Physics, Materials Science, or related field.
  • Experience with semiconductor device physics.
  • Experience with TCAD, Silvaco, Sentaurus, or comparable modeling tools.
  • Experience correlating simulation results with experimental or silicon data.
  • Proficiency with data analysis, DOE, and statistical techniques.
  • Demonstrated ability to solve complex semiconductor technology problems using modeling and experimentation.

Responsibilities

  • Develop and apply semiconductor process and device models to solve critical technology challenges and guide process development decisions.
  • Utilize TCAD, Silvaco, and other modeling and simulation techniques to understand process interactions, device behavior, and technology scaling opportunities.
  • Design experiments and analyze results using statistical analysis software. Correlate simulation results with experimental and silicon data to improve model accuracy and deepen process understanding.
  • Work cross-functionally with multiple groups including Process Integration, Process Development, Device Engineering, Yield Enhancement, Electrical and Physical Failure Analysis, Parametric, Manufacturing, and Quality teams to identify and resolve issues.
  • Summarize complex technical problems, develop actionable recommendations, and build consensus across teams to drive solutions.
  • Define and achieve sub-milestones for modeling projects within larger technology development programs.
  • Provide simulation-driven insights that enable development of future DRAM technologies and support successful transfer from R&D into manufacturing.

Skills

Semiconductor physics
Data analysis
DOE & statistics
Analytical thinking

Education

MS in Electrical Engineering
PhD in a related field

Tools

TCAD
Silvaco
Sentaurus

Job description

Micron Technology in Boise, Idaho, invites applications for a Process Integration Engineer in the DRAM R&D Memory Group. The role focuses on developing and applying advanced semiconductor device and process models to enable future DRAM memory scaling for AI-enabled customers.

You will leverage simulation, device physics, and experimental validation to accelerate technology development. As an embedded modeling engineer, you will work with TCAD/Silvaco/Sentaurus and partner with Process

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

DRAM Device Engineer – Advanced Tech & Yield Leader
DRAM Device Engineer – Advanced Tech & Yield Leader

Micron Technology, Inc. • Boise (ID)

On-site
USD 120,000 - 180,000
Medical, dental, and vision plans
Paid time off and holidays
Competitive benefits package
Senior DRAM Process & Device Integration Engineer
Senior DRAM Process & Device Integration Engineer

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 130,000 - 190,000
Medical, dental and vision plans
Paid time-off
Paid holidays
+1
Senior DRAM Device Engineer: Advanced Cell Tech & Scaling
Senior DRAM Device Engineer: Advanced Cell Tech & Scaling

Micron Technology Inc • Boise (ID)

On-site
USD 110,000 - 170,000
Medical, dental and vision plans
Paid time off
Paid holidays
DRAM Process Integration Engineer – AI Memory R&D
DRAM Process Integration Engineer – AI Memory R&D

Micron Technology, Inc. • Boise (ID)

On-site
USD 90,000 - 140,000
Senior DRAM Device & Cell Technology Engineer
Senior DRAM Device & Cell Technology Engineer

Micron Technology, Inc. • Boise (ID)

On-site
USD 90,000 - 120,000
Medical, dental, and vision plans
Robust paid time-off
Paid holidays
Innovative DRAM Process Integration Engineer
Innovative DRAM Process Integration Engineer

Micron Technology, Inc. • Boise (ID)

On-site
USD 120,000 - 180,000
DRAM Process Integration Lead — From R&D to Production
DRAM Process Integration Lead — From R&D to Production

Micron Technology, Inc. • Boise (ID)

On-site
USD 120,000 - 170,000
Medical, dental & vision plans
Paid time off
Paid holidays
+1
Senior DRAM Process Innovation Engineer
Senior DRAM Process Innovation Engineer

Micron Technology, Inc. • Boise (ID)

On-site
USD 80,000 - 120,000
Medical and dental insurance
Paid time off
Paid holidays
Senior DRAM Design Engineer: Memory Innovation Lead
Senior DRAM Design Engineer: Memory Innovation Lead

Micron • Boise (ID)

On-site
USD 120,000 - 170,000
Senior DRAM Design Engineer, Memory Architect
Senior DRAM Design Engineer, Memory Architect

Micron Technology, Inc. • Boise (ID)

Hybrid
USD 130,000 - 210,000