Senior Digital Physical Design & Integration Engineer

Micron Memory Malaysia Sdn Bhd

San Jose, Northern (CA, KY)

Hybrid

USD 145,000 - 246,000

Full time

11 days ago

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Micron Technology, Inc. is seeking a Staff Digital Physical Implementation and Integration Engineer to own the physical implementation of large digital designs in NAND memory products.

You will drive floorplanning, place-and-route, and timing closure, collaborating with global design teams to optimize manufacturability and cost. Requirements include 5+ years in digital physical design, strong static timing analysis, and hands-on experience with Innovus, ICC2, and Calibre.

Qualifications

  • 5+ years of digital physical design with end-to-end tapeout experience.
  • Strong static timing analysis and debugging skills across corners.
  • Experience with top-level digital integration flow and ECOs.
  • Proficient in floorplanning, placement, routing and timing closure.
  • Fluent in TCL and Python/Perl for flow automation.

Responsibilities

  • Own physical implementation and top-level integration of large digital designs.
  • Drive synthesis handoff, floorplanning, place-and-route, and timing/DRC/LVS closure.
  • Collaborate with global design teams to ensure manufacturability and cost targets.
  • Perform parasitic modeling and design validation for tape-outs.
  • Automate flows and mentor engineers in CAD/tool usage.

Skills

Digital physical design
Static timing analysis
Floorplanning
Place & route
Synthesis & optimization
Cadence Innovus
ICC2 Design Planning
Calibre DRC/LVS
Linux/Unix
Tcl / Python / Perl scripting

Education

Bachelor's degree in Computer Engineering or Electrical Engineering
Master’s degree or Ph.D. preferred

Tools

Cadence Innovus
Synopsys ICC2
Design Compiler or Genus
Calibre

Job description

Micron Technology, Inc. is seeking a Staff Digital Physical Implementation and Integration Engineer to own the physical implementation of large digital designs in NAND memory products.

You will drive floorplanning, place-and-route, and timing closure, collaborating with global design teams to optimize manufacturability and cost. Requirements include 5+ years in digital physical design, strong static timing analysis, and hands-on experience with Innovus, ICC2, and Calibre.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Digital Physical Design & Integration Engineer
Senior Digital Physical Design & Integration Engineer

Micron Technology • San Jose (CA)

On-site
USD 145,000 - 246,000
Medical plans
Dental plans
Vision plans
+2
Staff Digital-Physical Memory Integration Engineer
Staff Digital-Physical Memory Integration Engineer

Micron Technology, Inc • San Jose (CA)

On-site
USD 145,000 - 246,000
Medical, dental, vision plans
Bonuses & equity
Paid time off & holidays
Staff Design Engineer - NAND & Digital Circuits
Staff Design Engineer - NAND & Digital Circuits

Micron Memory Malaysia Sdn Bhd • San Jose (CA)

On-site
USD 145,000 - 246,000
Senior Design Engineer: NAND & RTL Digital Circuits
Senior Design Engineer: NAND & RTL Digital Circuits

Micron Technology, Inc • San Jose (CA)

On-site
USD 116,000 - 198,000
Senior Digital IC Implementation & Integration Engineer
Senior Digital IC Implementation & Integration Engineer

Micron • San Jose (CA)

On-site
USD 145,000 - 246,000
Medical plans
Dental plans
Vision plans
+3
Senior NAND Design Engineer – RTL and Verification Leader
Senior NAND Design Engineer – RTL and Verification Leader

Micron Technology, Inc • San Jose (CA)

On-site
USD 145,000 - 246,000
Medical, dental, and vision plans
Paid time-off program
Paid family leave
Senior DRAM Physical Design Lead
Senior DRAM Physical Design Lead

Micron • Boise (ID)

On-site
USD 160,000 - 260,000
Benefits overview
Paid time off
Paid holidays
NAND Design Engineer: IO & Datapath Architect
NAND Design Engineer: IO & Datapath Architect

Micron Technology • San Jose (CA)

On-site
USD 83,000 - 198,000
Medical, dental, and vision plans
Equity
Paid time off
Senior Digital IP & RTL Design Engineer
Senior Digital IP & RTL Design Engineer

Micron Technology • Boise (ID)

On-site
USD 120,000 - 180,000
Medical, dental and vision plans
Paid time off
Paid holidays
Principal Design Engineer: High-Speed NAND Datapath Architect
Principal Design Engineer: High-Speed NAND Datapath Architect

Micron Technology, Inc • San Jose (CA)

On-site
USD 176,000 - 298,000
Medical, dental, and vision plans
Paid time-off program
Equity and bonus opportunities