A complete application in a minute
Tailored resume and cover letter, ready to send.
InvenSense Inc. in San Jose, CA, part of the TDK Group, seeks senior engineers to lead ASIC design across RTL to layout for MEMS sensor products. You will interface with Analog/MEMS teams to optimize sensor architectures and verify digital IPs through silicon bring-up.
The role requires 10+ years (or a PhD with 8+ years) of experience, strong Verilog/SystemVerilog, and MATLAB/Simulink proficiency, with FPGA prototyping familiarity. Collaborative, detail-oriented candidates thrive here.
InvenSense Inc. in San Jose, CA, part of the TDK Group, seeks senior engineers to lead ASIC design across RTL to layout for MEMS sensor products. You will interface with Analog/MEMS teams to optimize sensor architectures and verify digital IPs through silicon bring-up.
The role requires 10+ years (or a PhD with 8+ years) of experience, strong Verilog/SystemVerilog, and MATLAB/Simulink proficiency, with FPGA prototyping familiarity. Collaborative, detail-oriented candidates thrive here.