Senior Digital Design Engineer: High-Speed ASIC/RTL

EF

Austin (TX)

On-site

USD 150,000 - 230,000

Full time

14 days+
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Equity & Ownership
Living-Local Bonus
Proximity Bonus
Retirement Benefits

Job summary

OLIX seeks Senior/Staff Digital Design Engineers to own end-to-end silicon development—from algorithm modeling to RTL and silicon bring-up in a high-performance data-processing context.

The role intersects digital, optical and mixed-signal domains, requiring a strong EE background, time-to-market focus, and a passion for reliable, cutting-edge AI hardware. Office-based with advanced hardware teams.

Qualifications

  • 7+ years of hands-on digital design for high-performance ASICs or SoCs.
  • Proven ability to close timing on multi-hundred-MHz to multi-GHz clock domains and integrate high-speed IP.
  • Expertise with RTL synthesis, CDC/RDC, STA, UPF/CPF, lint, and gate-level simulation.
  • Demonstrated FPGA prototyping skills: constraint management, transceiver tuning, hardware debugging.
  • Proficiency in MATLAB/Simulink or Python/NumPy for modeling and test vector generation.
  • Solid grounding in digital signal-processing, computer-architecture and device physics.
  • Excellent communication and cross-functional collaboration in a fast-moving environment.

Responsibilities

  • Architect, design and implement high-throughput digital pipelines in advanced CMOS nodes.
  • Prototype and iterate in FPGA to demonstrate real-time demos and feed results back to ASIC.
  • Model algorithms in MATLAB/Simulink and ensure functional equivalence through to gate-level sign-off.
  • Own RTL development (SystemVerilog/Verilog/VHDL) including synthesis and verification.
  • Analyze power, performance and area; pursue bandwidth-per-watt optimizations.
  • Collaborate with optical-hardware, mixed-signal and software teams to optimize interfaces.
  • Mentor junior engineers, lead design reviews and propagate best practices.

Skills

Digital design
RTL design
FPGA prototyping
MATLAB/Simulink
Python/NumPy
Semiconductor physics
Cross-functional

Tools

Xilinx/AMD FPGA tools
Intel FPGA tools
Verilog/VHDL simulators

Job description

OLIX seeks Senior/Staff Digital Design Engineers to own end-to-end silicon development—from algorithm modeling to RTL and silicon bring-up in a high-performance data-processing context.

The role intersects digital, optical and mixed-signal domains, requiring a strong EE background, time-to-market focus, and a passion for reliable, cutting-edge AI hardware. Office-based with advanced hardware teams.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Digital Design Engineer for High-Throughput AI ASICs
Senior Digital Design Engineer for High-Throughput AI ASICs

Olix Computing • Austin (TX)

On-site
USD 140,000 - 230,000
Equity
Ownership
Proximity Bonus
+1
Senior Digital Verif Engineer - Real-Time ASICs | Equity
Senior Digital Verif Engineer - Real-Time ASICs | Equity

Creandum • Austin (TX)

On-site
USD 140,000 - 210,000
Equity & Ownership
Proximity Bonus
Retirement Benefits
+1
Senior Digital Verification Engineer – High-Speed AI SoCs
Senior Digital Verification Engineer – High-Speed AI SoCs

EF • Austin (TX)

On-site
USD 130,000 - 210,000
Equity & Ownership
Proximity Bonus (Living-Local)
Retirement Benefits
Senior/Staff Digital Design Engineer Austin, TX and Bristol, UK
Senior/Staff Digital Design Engineer Austin, TX and Bristol, UK

Olix Computing • Austin (TX)

On-site
USD 140,000 - 230,000
Equity
Ownership
Proximity Bonus
+1
Senior/Staff Digital Design Engineer
Senior/Staff Digital Design Engineer

EF • Austin (TX)

On-site
USD 150,000 - 230,000
Equity & Ownership
Living-Local Bonus
Proximity Bonus
+1
Senior/Staff Analog Design Engineer - SerDes
Senior/Staff Analog Design Engineer - SerDes

Olix Computing • Austin (TX)

On-site
USD 150,000 - 260,000
Equity & Ownership
Living-Local Bonus
Retirement Benefits
Senior Analog/Mixed-Signal Lead - High-Speed SerDes(25Gbps+)
Senior Analog/Mixed-Signal Lead - High-Speed SerDes(25Gbps+)

Olix Computing • Austin (TX)

On-site
USD 150,000 - 260,000
Equity & Ownership
Living-Local Bonus
Retirement Benefits
Senior SerDes Engineer - High-Speed Analog IC Design
Senior SerDes Engineer - High-Speed Analog IC Design

OLIX • Austin (TX)

On-site
USD 285,300 - 348,700
Competitive salary
Meaningful stock options
Living-Local Bonus
+2
Digital Design Engineer - ASIC
Digital Design Engineer - ASIC

Gyga Force • San Jose (CA)

On-site
USD 120,000 - 160,000
Equity
401(k) w/ 3% Match
Comprehensive medical, dental, vision, and life insurance
+3
Digital Design Verification Engineer
Digital Design Verification Engineer

EF • Austin (TX)

On-site
USD 130,000 - 210,000
Equity & Ownership
Proximity Bonus (Living-Local)
Retirement Benefits