Senior DFX Engineer AI-Driven Silicon Lifecycle

Ericsson

Austin (TX)

Hybrid

USD 140,000 - 190,000

Full time

7 days ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Ericsson Austin is seeking a Senior DFX Engineer to lead silicon lifecycle management across multiple ASIC programs. You will design, verify, and implement DFT/SLM capabilities, extend in-field testing and telemetry, and partner with test, physical design, and CAD teams to push innovative DFX flows.

You will mentor engineers, work with global teams, and apply AI to automate workflows and diagnostics, improving reliability and time-to-market for complex SOCs.

Qualifications

  • 5+ years of experience in SOC/IP/ASIC design with emphasis around DFX
  • Experience with SOC level DFT planning, architecture, and execution
  • Familiarity with IEEE 1149.1, 1687, and 1838 is a plus
  • Good focus on automation & infrastructure to enable efficient execution pipeline within DFX function
  • Experience applying AI/ML to engineering workflows or a drive to build it into daily execution

Responsibilities

  • Strengthen a world-class DFX & SLM group and its role as the technical authority for silicon lifecycle management
  • Strategize, architect, plan, design/implement & verify DFT and SLM capability across multiple ASIC programs
  • Extend our silicon lifecycle capability in the field: in-system test, silicon telemetry, monitoring, diagnostics, and repair
  • Partner with Test Team to define overall Test Strategy
  • Partner with Physical Design teams (IP & SOC) to develop complex SOCs
  • Work closely with EDA Vendors, ASIC partners & CAD team to define next generation DFT/SLM flows and methodology
  • Apply AI as a first-class tool in daily execution: automating flows, accelerating debug and triage
  • Mentor & coach junior engineers within the team and helping them achieve their goals
  • Collaborate with cross site / geography teams to help establish great working relationship and deal very efficiently with deliverables across teams

Skills

DFX expertise
Automation & infra
AI/ML in workflows
Post-silicon debugging

Education

BSEE

Tools

IEEE 1149.1
IEEE 1687
IEEE 1838
JTAG / iJTAG
BIST / ATPG

Job description

Ericsson Austin is seeking a Senior DFX Engineer to lead silicon lifecycle management across multiple ASIC programs. You will design, verify, and implement DFT/SLM capabilities, extend in-field testing and telemetry, and partner with test, physical design, and CAD teams to push innovative DFX flows.

You will mentor engineers, work with global teams, and apply AI to automate workflows and diagnostics, improving reliability and time-to-market for complex SOCs.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior DFX Engineer – AI-Driven Silicon Lifecycle
Senior DFX Engineer – AI-Driven Silicon Lifecycle

Ericsson GmbH • Austin (TX), Northern (KY)

Hybrid
USD 120,000 - 210,000
Senior DFX/SLM Engineer – AI-Driven Silicon Lifecycle
Senior DFX/SLM Engineer – AI-Driven Silicon Lifecycle

Ericsson GmbH • Austin (TX)

Hybrid
USD 140,000 - 190,000
Senior DFX Engineer Austin,Texas,United States Product Development Posted 8 hours ago
Senior DFX Engineer Austin,Texas,United States Product Development Posted 8 hours ago

Ericsson GmbH • Austin (TX), Northern (KY)

Hybrid
USD 120,000 - 210,000
Senior DFX Engineer
Senior DFX Engineer

Ericsson • Austin (TX)

Hybrid
USD 140,000 - 190,000
Senior DFX Engineer
Senior DFX Engineer

Ericsson GmbH • Austin (TX)

On-site
USD 140,000 - 190,000
ASIC/FPGA SoC IP Engineer & Automation Specialist
ASIC/FPGA SoC IP Engineer & Automation Specialist

Ericsson GmbH • Austin (TX)

On-site
USD 120,000 - 170,000
SoC DFT/DFD Engineer for Next-Gen AI Processors
SoC DFT/DFD Engineer for Next-Gen AI Processors

Advanced Micro Devices • Austin (TX)

On-site
USD 120,000 - 170,000
Senior DFT/DFD Engineer for SoC Test & Debug
Senior DFT/DFD Engineer for SoC Test & Debug

Socket.dev • Austin (TX)

On-site
USD 120,000 - 160,000
AMD benefits at a glance
Senior DFT/DFX Engineer - Test Architect for AI Chips
Senior DFT/DFX Engineer - Test Architect for AI Chips

Nvidia Corporation in • Santa Clara (CA)

Hybrid
USD 168,000 - 311,000
Equity compensation
Comprehensive benefits
Hybrid work model
Senior Staff Silicon DFT Architect (SoCs)
Senior Staff Silicon DFT Architect (SoCs)

AMD • San Jose (CA)

Hybrid
USD 180,000 - 240,000
AMD benefits at a glance