Senior Design Engineer — SoC Timing & Complex Digital Design

Sumeru Solutions

Santa Clara (CA)

On-site

USD 120,000 - 150,000

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Job summary

A leading technology firm is seeking a Sr. Design Engineer in Santa Clara, CA. The ideal candidate will have 7-8 years of experience in design engineering, focused on high complexity design. The role requires proficiency with tools like CDC, SYN, and Timing closure, as well as experience with multiple clock domains and DSP. This position promises to provide challenging responsibilities and necessitates collaboration with cross-functional teams to deliver innovative solutions.

Qualifications

  • 7-8 years of experience in design engineering.
  • Experience with high complexity designs involving multiple clocks and DSP.
  • Proficient in tools like CDC, SYN, and Timing closure.

Responsibilities

  • Design and implement high complexity solutions.
  • Work on design aspects involving resets and power domains.
  • Collaborate with cross-functional teams to meet design requirements.

Skills

Design experience with high complexity
Experience with multiple clock domains
DSP
Timing closure

Tools

CDC
SYN
Spyglass LP
DFT

Job description

A leading technology firm is seeking a Sr. Design Engineer in Santa Clara, CA. The ideal candidate will have 7-8 years of experience in design engineering, focused on high complexity design. The role requires proficiency with tools like CDC, SYN, and Timing closure, as well as experience with multiple clock domains and DSP. This position promises to provide challenging responsibilities and necessitates collaboration with cross-functional teams to deliver innovative solutions.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior ASIC STA Engineer - Multi-Clock SoC Timing Expert
Senior ASIC STA Engineer - Multi-Clock SoC Timing Expert

Advanced Micro Devices • San Jose (CA)

On-site
USD 100,000 - 140,000
Comprehensive benefits package
Inclusive work environment
Physical Design Engineer: 5nm RTL Synthesis & Timing Expert
Physical Design Engineer: 5nm RTL Synthesis & Timing Expert

ALTEN • California (MO)

On-site
USD 90,000 - 130,000
Senior DSP & SerDes Design Engineer
Senior DSP & SerDes Design Engineer

Foxconn Interconnect Technology (FIT) • San Jose (CA)

Hybrid
USD 100,000 - 130,000
Lead SoC Design Engineer – RTL, Synthesis & Tape-out
Lead SoC Design Engineer – RTL, Synthesis & Tape-out

Cadence • San Jose (CA)

On-site
USD 136,000 - 254,000
Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
+1
Senior Principal Mixed-Signal Design Architect
Senior Principal Mixed-Signal Design Architect

Cadence Design Systems • San Jose (CA)

Hybrid
USD 154,000 - 286,000
401(k) plan with employer match
Employee stock purchase plan
Paid vacation and holidays
+1
Senior Digital Design Engineer - Front-End ASIC & Equity
Senior Digital Design Engineer - Front-End ASIC & Equity

Credo • San Jose (CA)

On-site
USD 140,000 - 170,000
Sr. Design Engineer
Sr. Design Engineer

Sumeru Solutions • Santa Clara (CA)

On-site
USD 120,000 - 150,000
Timing & Synthesis Engineer for Wireless SoCs
Timing & Synthesis Engineer for Wireless SoCs

Apple • San Diego (CA)

On-site
USD 139,000 - 259,000
Principal Physical Design Engineer – Timing Convergence Lead
Principal Physical Design Engineer – Timing Convergence Lead

Asteralabs • San Jose (CA)

On-site
USD 209,000 - 250,000
Senior Physical Design Engineer - Advanced Node ICs
Senior Physical Design Engineer - Advanced Node ICs

Capgemini • Santa Clara (CA), Northern (KY)

Hybrid
USD 82,000 - 193,000
Vacation & Holidays
Personal Days
Sick Leave
+5