Senior Principal Mixed-Signal Design Architect

Cadence Design Systems

San Jose (CA)

Hybrid

USD 154,000 - 286,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

401(k) plan with employer match
Employee stock purchase plan
Paid vacation and holidays
Medical, dental and vision options

Job summary

Cadence Design Systems in San Jose, CA is seeking a Sr Principal Design Engineer to lead mixed-signal circuit design, verification, and testing for high-speed serial-link IP. The role requires a Ph.D.

in EE with 5+ years or MS in EE with 7+ years in advanced process technologies, and strong collaboration with the digital team to meet performance targets. The ideal candidate will drive architectural decisions, develop test plans, and contribute to product readiness with excellent communication

Qualifications

  • Ph.D. in Electrical Engineering with 5+ years or MS in EE with 7+ years of mixed-signal design in advanced process technologies.
  • Strong communication skills and ability to lead technical discussions.
  • Experience with mixed-signal design, verification, and testing methodologies.

Responsibilities

  • Design and verify mixed-signal circuits from high-level architectural specs.
  • Develop post-silicon test plans and drive closure of functional and performance targets.
  • Collaborate with digital team to integrate with serial-link IP.
  • Contribute to all phases of design, verification, and testing.

Skills

Mixed-signal design
Design verification flows
Post-silicon test planning
Signal processing concepts
C to support architecture
Python/Perl scripting
SystemVerilog/VerilogA

Education

Ph.D. EE (5+ years)
MS EE (7+ years)

Tools

Cadence analog design environment
MATLAB
SystemVerilog/VerilogA

Job description

Cadence Design Systems in San Jose, CA is seeking a Sr Principal Design Engineer to lead mixed-signal circuit design, verification, and testing for high-speed serial-link IP. The role requires a Ph.D.

in EE with 5+ years or MS in EE with 7+ years in advanced process technologies, and strong collaboration with the digital team to meet performance targets. The ideal candidate will drive architectural decisions, develop test plans, and contribute to product readiness with excellent communication

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Principal Mixed-Signal Design Engineer (SerDes IP)
Senior Principal Mixed-Signal Design Engineer (SerDes IP)

Cadence • San Jose (CA)

On-site
USD 154,000 - 286,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Principal Mixed-Signal Design Engineer – High-Speed Links
Principal Mixed-Signal Design Engineer – High-Speed Links

Cadence • San Jose (CA)

On-site
USD 154,000 - 286,000
Sr Principal Design Engineer
Sr Principal Design Engineer

Cadence • San Jose (CA)

On-site
USD 154,000 - 286,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Mixed-Signal, Sr Principal Design Engineer
Mixed-Signal, Sr Principal Design Engineer

Cadence • San Jose (CA)

On-site
USD 154,000 - 286,000
Sr Principal Design Engineer
Sr Principal Design Engineer

Cadence Design Systems • San Jose (CA)

Hybrid
USD 154,000 - 286,000
401(k) plan with employer match
Employee stock purchase plan
Paid vacation and holidays
+1
Principal Analog IC Designer - High-Speed SerDes Expert
Principal Analog IC Designer - High-Speed SerDes Expert

Cadence • San Jose (CA)

On-site
USD 137,000 - 254,000
401(k) match
Employee stock purchase plan
Medical, dental, and vision plans
+2
Senior Principal Hardware Design Architect — Emulation Systems
Senior Principal Hardware Design Architect — Emulation Systems

Cadence Design Systems • San Jose (CA)

Hybrid
USD 179,000 - 332,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental and vision plan
Senior Mixed-Signal IC Designer — High-Speed Transceivers & PLLs
Senior Mixed-Signal IC Designer — High-Speed Transceivers & PLLs

Real Communications Inc • San Jose (CA)

On-site
USD 90,000 - 120,000
Director, SerDes IP Systems Engineering
Director, SerDes IP Systems Engineering

Cadence Design Systems • San Jose (CA)

On-site
USD 179,000 - 332,000
Senior Principal Hardware Design Engineer - Emulation Acceleration System Platform
Senior Principal Hardware Design Engineer - Emulation Acceleration System Platform

Cadence • San Jose (CA)

On-site
USD 180,000 - 260,000