Senior Design Engineer – MMU & TLB

Tachyum

Las Vegas (NV)

On-site

USD 120,000 - 180,000

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Competitive salary
Benefits package
Professional development
International environment
Bleeding-edge technology
Collaborative environment

Job summary

Tachyum in Las Vegas, NV is seeking an AI and ML Algorithms Architect / Researcher to lead design and verification of a high‑performance MMU/TLB for a cutting‑edge processor.

You will work on memory management units, look‑up engines, and power/performance tradeoffs, using Verilog/SystemVerilog, with emphasis on low power techniques, Synthesis/STA/CDC/Lint experience.

Qualifications

  • 5–8 years of relevant experience
  • Experience with memory management units, look‑up engines, TLBs, and control
  • Strong understanding of system architecture and power/performance tradeoffs
  • Design experience with deep submicron technology, low power techniques
  • Verilog/SystemVerilog for design/verification
  • Synthesis/ STA / CDC / Lint experience
  • Knowledge of programming and scripting languages a plus

Responsibilities

  • Implementation, debugging, and optimization of a high‑performance MMU/TLB for a state‑of‑the‑art processor

Skills

Memory management units
TLB
Verilog
SystemVerilog
Synthesis
STA
CDC
Lint
Power optimization
Programming/scripting

Tools

EDA tools

Job description

AI and Machine Learning Algorithms Architect / Researcher

Location: Las Vegas, NV

What You’ll be Doing
  • Implementation, debugging, and optimization of a high-performance MMU/TLB for a state‑of‑the‑art processor
Skills Required
  • Requires 5 to 8 years of experience (bright individuals with lower experience can also apply)
  • Experience or background with memory management units, including look‑up engines, TLBs, and control
  • Good understanding of system architecture and experience with power/performance tradeoffs
  • Design experience with deep submicron technology, specifically low power design techniques
  • Verilog / SystemVerilog / Synthesis / STA / CDC / Lint experience
  • Knowledge of programming and scripting languages a plus
Benefits
  • Competitive salary and benefits package.
  • Opportunities for professional development and advancement.
  • International environment and further career progression.
  • Getting in touch with bleeding edge technology.
  • Collaborative and supportive work environment.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Design Engineer – CPU Execution Unit
Senior Design Engineer – CPU Execution Unit

Tachyum • Las Vegas (NV)

On-site
USD 120,000 - 180,000
Competitive salary
Professional development
Global exposure
+1
Senior Design Engineer - High Speed Cache
Senior Design Engineer - High Speed Cache

Tachyum • Las Vegas (NV)

On-site
USD 110,000 - 180,000
Competitive salary
Professional development
International environment
+2
AI Memory Design Engineer - RTL & Silicon
AI Memory Design Engineer - RTL & Silicon

Micron Technology • Folsom (CA)

On-site
USD 175,000 - 309,000
Member of Technical Staff, AI‑Optimized Memory Digital Design Engineer / Microarchitect
Member of Technical Staff, AI‑Optimized Memory Digital Design Engineer / Microarchitect

Micron Technology • Richardson (TX)

On-site
USD 177,000 - 309,000
AI-Optimized Memory Architect & Digital Design Engineer
AI-Optimized Memory Architect & Digital Design Engineer

Micron Technology • Richardson (TX)

On-site
USD 177,000 - 309,000
Physical Design Engineer
Physical Design Engineer

Tachyum • Las Vegas (NV)

On-site
USD 120,000 - 180,000
Competitive salary
Benefits package
Career development
+2
RTL Design Engineer
RTL Design Engineer

Lumicity • San Francisco (CA)

On-site
USD 180,000 - 280,000
Member of Technical Staff, AI‑Optimized Memory Digital Design Engineer / Microarchitect
Member of Technical Staff, AI‑Optimized Memory Digital Design Engineer / Microarchitect

Micron Technology, Inc • Folsom (CA)

On-site
USD 120,000 - 150,000
Senior Processor Design Engineer - ALU & Pipeline
Senior Processor Design Engineer - ALU & Pipeline

Tachyum • Las Vegas (NV)

On-site
USD 120,000 - 180,000
Competitive salary
Professional development
Global exposure
+1
MTS, AI Optimized Memory Digital Design Engineer
MTS, AI Optimized Memory Digital Design Engineer

Micron Technology • Folsom (CA)

On-site
USD 175,000 - 309,000