Senior CPU Full-Chip Physical Design & Integration Engineer

Apple Inc.

Beaverton (OR)

On-site

USD 120,000 - 150,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Apple Inc. is seeking a CPU Full-chip Physical Integration Engineer in Beaverton, Oregon. The successful candidate will participate in the physical design and integration of high-performance processors.

Responsibilities include owning chip-level place and route, verification, and collaborating with teams throughout the design cycle. Candidates should have a Bachelor's degree and over 10 years of relevant industry experience.

Join Apple in fostering a diverse workplace that welcomes everyone.

Qualifications

  • Minimum BS and 10+ years of relevant industry experience.
  • Experience with scripting in Perl or TCL.
  • Solid knowledge of Low Power Design and Physical Verification.

Responsibilities

  • Participating in the physical design and integration of processors.
  • Own chip level place and route (PnR) and final CPU layout verification.
  • Work with implementation teams to drive closure for tapeout.

Skills

Physical Design
Scripting (Perl or TCL)
Problem Solving
Team Collaboration

Education

Bachelor's degree

Tools

Conformal LP
LEC
RedHawk
Calibre

Job description

Apple Inc. is seeking a CPU Full-chip Physical Integration Engineer in Beaverton, Oregon. The successful candidate will participate in the physical design and integration of high-performance processors.

Responsibilities include owning chip-level place and route, verification, and collaborating with teams throughout the design cycle. Candidates should have a Bachelor's degree and over 10 years of relevant industry experience.

Join Apple in fostering a diverse workplace that welcomes everyone.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

High-Impact CPU Physical Design & Integration Engineer
High-Impact CPU Physical Design & Integration Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 130,000 - 180,000
Employee stock purchase plan
Relocation assistance
Discretionary bonuses
CPU Full-chip Physical Integration Engineer
CPU Full-chip Physical Integration Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 120,000 - 150,000
CPU Physical Design and Integration Engineer
CPU Physical Design and Integration Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 130,000 - 180,000
Employee stock purchase plan
Relocation assistance
Discretionary bonuses
Senior CPU Power Integrity & EMIR Engineer
Senior CPU Power Integrity & EMIR Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 120,000 - 160,000
CPU Tech Feasibility Engineer - PPA Optimization
CPU Tech Feasibility Engineer - PPA Optimization

Apple Inc. • Beaverton (OR)

On-site
USD 130,000 - 160,000
Senior CPU Microarchitect & RTL Engineer
Senior CPU Microarchitect & RTL Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 180,000 - 280,000
CPU Physical Design Engineer
CPU Physical Design Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 150,000 - 200,000
CPU Performance Architect - Platform Innovation
CPU Performance Architect - Platform Innovation

Apple Inc. • Beaverton (OR)

On-site
USD 120,000 - 160,000
CPU Implementation Lead Engineer
CPU Implementation Lead Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 184,000 - 325,000
CPU Performance & Workload Engineer — Platform Architecture
CPU Performance & Workload Engineer — Platform Architecture

Apple Inc. • Beaverton (OR)

On-site
USD 100,000 - 140,000