Senior ASIC/SoC Verification Engineer

TechDoQuest

Santa Clara (CA)

On-site

USD 120,000 - 160,000

Full time

2 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

TechDoQuest is seeking a verification engineer to contribute to functional verification across CPU/GPU focused ASIC blocks. You will join a team of design and verification engineers, documenting and running directed and constrained tests to validate designs within systemic contexts.

You should have strong C/C++ experience in Linux, plus familiarity with Verilog/SystemVerilog/SystemC and DPI/PLI interfaces. Excellent communication skills and attention to detail are essential.

Qualifications

  • 5-7 years of proven verification experience on large ASIC development projects or software/firmware experience in a hardware development setting.
  • Strong background in C/C++ development in a Linux Environment.
  • Strong debug skills and experience with debug tools such as Gdb, Valgrind.
  • Proficient in Object Oriented programming, STL, computer architecture and data structures.
  • Knowledge of Perl and Makefiles.
  • Experience in Verilog/SystemVerilog/SystemC, preferred.
  • Experience in C/Verilog environment using DPI/PLI, preferred.
  • Strong analytical skills and attention to detail.
  • Excellent written and communication skills

Responsibilities

  • Participate in the functional verification of a block(s) of complex ASICs and/or IP cores for a combined CPU/GPU development effort.
  • Be part of a team of design and verification engineers, working closely with other team members to understand and verify the functionality of a given design element within the context of the block, chip and overall system.
  • Be responsible for carefully documenting and executing test plan(s) consisting of directed and constrained-random tests to be run during simulation.
  • Be expected to adopt the evolving verification methodologies used in the industry to functionally verify increasingly more complex SoC designs within aggressive, market-driven schedules, and work within the existing verification infrastructure on currently active projects.
  • Be familiar with hardware modeling and/or assertion-based verification methods.

Skills

C/C++ development
Linux environment
Object Oriented programming
STL
Computer architecture
Data structures
Analytical skills
Attention to detail
Excellent communication

Tools

Gdb
Valgrind
Perl
Makefiles
Verilog
SystemVerilog
SystemC
DPI/PLI

Job description

TechDoQuest is seeking a verification engineer to contribute to functional verification across CPU/GPU focused ASIC blocks. You will join a team of design and verification engineers, documenting and running directed and constrained tests to validate designs within systemic contexts.

You should have strong C/C++ experience in Linux, plus familiarity with Verilog/SystemVerilog/SystemC and DPI/PLI interfaces. Excellent communication skills and attention to detail are essential.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Verification Engineer
Verification Engineer

TPI Global Solutions • San Jose (CA)

On-site
USD 140,000 - 190,000
Validation Engineer
Validation Engineer

TechDoQuest • Santa Clara (CA)

On-site
USD 120,000 - 160,000
Senior Verification Engineer – ASIC/SoC for CPU/GPU
Senior Verification Engineer – ASIC/SoC for CPU/GPU

ManpowerGroup • San Jose (CA)

On-site
USD 138,000 - 141,000
Medical Plan
Prescription Drug Plan
Dental Plan
+10
Principal Engineer - ASIC Verification
Principal Engineer - ASIC Verification

Nokia • San Jose (CA)

On-site
USD 130,000 - 160,000
Senior SoC Verification Engineer (SystemVerilog/UVM)
Senior SoC Verification Engineer (SystemVerilog/UVM)

TPI Global Solutions • San Jose (CA)

On-site
USD 140,000 - 190,000
Senior ASIC/SoC Verification Engineer - Impactful Role
Senior ASIC/SoC Verification Engineer - Impactful Role

Experis-US • San Jose (CA)

On-site
USD 138,000 - 141,000
Medical and Prescription Drug Plans
Dental Plan
Vision Plan
+8
Senior SoC Verification Engineer - UVM & SystemVerilog
Senior SoC Verification Engineer - UVM & SystemVerilog

TechDigital Group • Midland (TX)

On-site
USD 120,000 - 150,000
Senior ASIC Verification Engineer - SystemVerilog/UVM
Senior ASIC Verification Engineer - SystemVerilog/UVM

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 122,000 - 183,000
ASIC Design Verification Engineer [Security Group] – Sr Staff
ASIC Design Verification Engineer [Security Group] – Sr Staff

Anysilicon • Santa Clara (CA)

On-site
USD 180,000 - 280,000
Senior ASIC Verification Engineer (SoC) – Testbench Lead
Senior ASIC Verification Engineer (SoC) – Testbench Lead

Airbus Ventures • Aliso Viejo (CA)

On-site
USD 165,000 - 199,000
Stock options
Health insurance
Dental plan
+2