Senior ASIC/FPGA Design & Verification Manager

Lockheed Martin

King of Prussia (PA)

On-site

USD 136,000 - 252,000

Full time

11 days ago
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Medical, Dental, Vision
Flexible work arrangements (4x10)
401(k) match
Paid time off
Parental Leave
EAP
Educational assistance

Job summary

Lockheed Martin Space–Silicon Solutions seeks an Associate Engineering Manager to lead a team of ASIC/FPGA design and verification engineers. You will manage projects, budgets, and schedules, interfacing with customers and subcontractors to deliver mission-critical microchip solutions.

Requires 9+ years in SOC/ASIC/FPGA domains, project leadership, and the ability to obtain a DoD Secret clearance as a US citizen. Location is King of Prussia, PA, with a 9x80 onsite schedule.

Qualifications

  • BS+ in Electrical or Computer Engineering or related field, or equivalent experience.
  • Experience in program or project management.
  • Experience in design or verification of SOCs, ASICs or FPGAs.
  • Willingness to obtain/maintain DoD Secret clearance (US Citizen).

Responsibilities

  • Lead multiple ASIC/FPGA projects and manage team workload.
  • Ensure projects meet schedule and budget within +/-10%.
  • Communicate with CAMs using EVMS and maintain customer relationships.
  • Capture scope, requirements, and budgets; write proposals.
  • Manage subcontractors and contracts for Silicon Solutions.
  • Develop processes for customer, contractor, and business engagements.

Skills

SOC/FPGA design
Project management
Leadership
EVMS
Customer relationships
Proposal writing
Subcontractor management
Process development
Talent recruitment
Mentorship

Education

Bachelor's degree in Electrical Engineering or Computer Engineering

Tools

Microsoft Project
Microsoft Office
JIRA

Job description

Lockheed Martin Space–Silicon Solutions seeks an Associate Engineering Manager to lead a team of ASIC/FPGA design and verification engineers. You will manage projects, budgets, and schedules, interfacing with customers and subcontractors to deliver mission-critical microchip solutions.

Requires 9+ years in SOC/ASIC/FPGA domains, project leadership, and the ability to obtain a DoD Secret clearance as a US citizen. Location is King of Prussia, PA, with a 9x80 onsite schedule.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Mission-Critical ASIC/FPGA Verification Engineer
Mission-Critical ASIC/FPGA Verification Engineer

Lockheed Martin • Denver (CO)

On-site
USD 185,000 - 344,000
Medical Insurance
Dental Insurance
Vision Insurance
+13
Lead Space ASIC/FPGA Verification Engineer
Lead Space ASIC/FPGA Verification Engineer

Lockheed Martin • Highlands Ranch (CO)

On-site
USD 110,000 - 205,000
Medical, Dental, Vision
Flexible work arrangements
401(k) match
+9
Space ASIC/FPGA Design Engineer – On-site, TS Clearance
Space ASIC/FPGA Design Engineer – On-site, TS Clearance

Lockheed Martin • Sunnyvale (CA)

On-site
USD 136,000 - 252,000
Medical insurance
Dental/Vision benefits
401(k) match
+1
ASIC & FPGA Design Engineering Asc Mgr - L4
ASIC & FPGA Design Engineering Asc Mgr - L4

Lockheed Martin • King of Prussia (PA)

On-site
USD 136,000 - 252,000
Medical, Dental, Vision
Flexible work arrangements (4x10)
401(k) match
+4
ASIC/FPGA Principal Verification Engineer VI
ASIC/FPGA Principal Verification Engineer VI

Lockheed Martin • United States

Remote
USD 120,000 - 150,000
Flexible work schedules
Comprehensive benefits package
Opportunities for professional development
Senior Space ASIC/FPGA Designer - Secret Clearance
Senior Space ASIC/FPGA Designer - Secret Clearance

Jobs via Dice • Littleton (CO)

On-site
USD 130,000 - 185,000
Senior ASIC/FPGA Verification Engineer
Senior ASIC/FPGA Verification Engineer

Cts Technology Solutions, Inc. • El Segundo (CA)

On-site
USD 140,000 - 190,000
Senior ASIC/FPGA Verification Lead (DoD Secret)
Senior ASIC/FPGA Verification Lead (DoD Secret)

Prattwhitney • Fort Wayne (IN)

On-site
USD 130,000 - 190,000
Medical Insurance
Three weeks vacation
401(k) plan
+5
Senior FPGA & ASIC Design Engineer (Defense)
Senior FPGA & ASIC Design Engineer (Defense)

Lockheed Martin • Orlando (FL)

On-site
USD 148,000 - 276,000
ASIC & FPGA Design Engineer Sr - E3
ASIC & FPGA Design Engineer Sr - E3

Lockheed Martin • Highlands Ranch (CO)

On-site
USD 110,000 - 205,000
Medical, Dental, Vision
Flexible work arrangements
401(k) match
+9