ASIC & FPGA Design Engineering Asc Mgr - L4

Lockheed Martin

King of Prussia (PA)

On-site

USD 136,000 - 252,000

Full time

43 hours ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Medical, Dental, Vision
Flexible work arrangements (4x10)
401(k) match
Paid time off
Parental Leave
EAP
Educational assistance

Job summary

Lockheed Martin Space–Silicon Solutions seeks an Associate Engineering Manager to lead a team of ASIC/FPGA design and verification engineers. You will manage projects, budgets, and schedules, interfacing with customers and subcontractors to deliver mission-critical microchip solutions.

Requires 9+ years in SOC/ASIC/FPGA domains, project leadership, and the ability to obtain a DoD Secret clearance as a US citizen. Location is King of Prussia, PA, with a 9x80 onsite schedule.

Qualifications

  • BS+ in Electrical or Computer Engineering or related field, or equivalent experience.
  • Experience in program or project management.
  • Experience in design or verification of SOCs, ASICs or FPGAs.
  • Willingness to obtain/maintain DoD Secret clearance (US Citizen).

Responsibilities

  • Lead multiple ASIC/FPGA projects and manage team workload.
  • Ensure projects meet schedule and budget within +/-10%.
  • Communicate with CAMs using EVMS and maintain customer relationships.
  • Capture scope, requirements, and budgets; write proposals.
  • Manage subcontractors and contracts for Silicon Solutions.
  • Develop processes for customer, contractor, and business engagements.

Skills

SOC/FPGA design
Project management
Leadership
EVMS
Customer relationships
Proposal writing
Subcontractor management
Process development
Talent recruitment
Mentorship

Education

Bachelor's degree in Electrical Engineering or Computer Engineering

Tools

Microsoft Project
Microsoft Office
JIRA

Job description

Standard Job Description

The Silicon Solutions team of Lockheed Martin Space is building the best SOC/ASIC/FPGA team in the world and is seeking a highly talented and strategically-thinking leader who has a passion for microchips, project management and people. The successful candidate will have a background in SOC, ASIC or FPGA development and/or verification, and experience in leading or managing SOC, ASIC or FPGA projects or managing people.

The Silicon Solutions team of Lockheed Martin Space is building the best SOC/ASIC/FPGA team in the world and is seeking a highly talented and strategically-thinking leader who has a passion for microchips, project management and people. The successful candidate will have a background in SOC, ASIC or FPGA development and/or verification, and experience in leading or managing SOC, ASIC or FPGA projects or managing people.

Location: This position does not support teleworking; the selected candidate will be located near our Lockheed Martin Space facility in: King of Prussia PA and be expected to work a flexible 9x80 schedule in the office full-time.

What does this role look like?

As an ASIC & FPGA Associate Engineering Manager, you will lead and manage a team of ASIC/FPGA design and verification engineers in executing design services for programs in the integration and test of microchip solutions. These solutions may leverage preexisting IP, internal products, new design, existing design customizations and/or fully custom designs in order to meet unique customer mission requirements.

Key Activities You Will Accomplish In This Role
  • Manage several projects at one time, being able to effectively delegate both technical and project responsibilities within your team to manage the load.
  • Be responsible for managing to completion all assigned projects to within +/- 10% of schedule and budget, leveraging either or both Agile and Waterfall methodologies as appropriate
  • Be familiar with Earned Value Measurement System (EVMS) to communicate effectively with program’s / customer’s Control Accounts Manager (CAM).
  • Actively develop and manage customer / program relationships, establishing your role as a ‘trusted advisor’ and communicating tactfully and effectively with customers / programs.
  • Capture and negotiate project/program scope, requirements and budgets.
  • Write proposals with business and technical content and summarize it in customer / program presentations.
  • Manage subcontractor relationships and contracts for Silicon Solutions.
  • Assist in the development of processes related to customer, contractor and business engagements.
To Be Effective In This Role, You Will Need
  • 9+ years professional experience preferred
  • Understand complex and modern SOC / ASIC / FPGA design and verification considerations and methods.
  • Develop and maintain good relationships with peer organizations and be able to effectively interface with either hardware or software teams.
  • Apply sound business acumen to technical proposals and solutions.
  • Identify and recruit top talent, ensuring the team is staffed appropriately with architects, designers, DSP specialists and verifiers.
  • Apply situational leadership toward engineering and behavioral discipline within the team.
  • Provide project management mentorship to technical leads.
The information below reflects the standard job description for this position:

Manages the development, design, verification, and documentation of Application-Specific Integrated Circuits (ASIC) and Field Programmable Gate Arrays (FPGA) development. Responsible for coordinating subordinate employee recruitment, selection and training, performance assessment, work assignments, salary, and recognition/disciplinary actions. Coordinates architecture design, logic design, and system simulation. Directs the analysis of all aspects from high-level design to synthesis, place and route, and timing and power utilization. Typically uses specialized equipment to establish operation data, conduct experimental tests, and evaluate results.

Basic Qualifications
  • Bachelor of Science or higher from an accredited college in Electrical Engineering, Computer Engineering, or related discipline, or equivalent experience/combined education.
  • Prior experience in program or project management.
  • Prior experience in design or verification of SOCs, ASICs or FPGAs.
  • Willing and able to obtain and maintain a DoD Secret clearance, thus you are a US Citizen.
Desired Skills
  • 2+ years’ experience in design, debug and/or verification in ASICs or FPGAs
  • 2+ years’ experience in managing silicon design or verification projects.
  • Solid understanding of Earned Value Management System (EVMS).
  • Customer‑facing experience (product/services sales, marketing, field, etc.).
  • Microsoft Project or equivalent.
  • Microsoft Office.
  • Atlassian JIRA or equivalent.
  • PMI Project Management Professional (PMP) Certification or similar.
  • AMD / Xilinx Versal experience strongly preferred.
  • System design experience.
  • RF or Digital Signal Processing (DSP) experience.
  • Understanding of system and hardware requirements related to space.
  • Previous people management experience.
  • Masters of Business Administration.
  • Demonstrated self-starter and voracious learner with high EQ
  • Proficient in AI prompting as it applies to this position and practice
Pay Information

Full-Time Salary Range: $135700.00 - $251900.00

At Lockheed Martin, we know mission success starts with taking care of our people. Our Total Rewards program is designed to attract top talent, support your well‑being, and help you grow—both professionally and personally.

The salary range for this position is as listed on the requisition. Please note that the salary information listed is a general guideline only. Lockheed Martin considers factors such as (but not limited to) scope and responsibilities of the position, candidate’s work experience, education/ training, key skills as well as market(work location) and business considerations when extending an offer.

Benefits offered:

Medical, Dental, Vision, Flexible work arrangements and schedules (e.g., 4x10), 401(k) match, Paid time off, Holidays, Parental Leave, EAP, Flexible Spending Accounts, Education Assistance, Life Insurance, Short-Term Disability, and Long-Term Disability.

  • Annual short-term and/or long-term incentive compensation programs may be offered depending on the position. Payments under these annual programs are not guaranteed and can vary from year to year and are tied to a range of performance metrics.
  • For (Washington state applicants only) Non-represented full‑time employees: accrue at least 10 hours per month of Paid Time Off (PTO) to be used for incidental absences and other reasons; receive at least 90 hours for holidays. Represented full time employees accrue 6.67 hours of Vacation per month; accrue up to 52 hours of sick leave annually; receive at least 96 hours for holidays. PTO, Vacation, sick leave, and holiday hours are prorated based on start date during the calendar year.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC & FPGA Design Engineer Stf - E4
ASIC & FPGA Design Engineer Stf - E4

Lockheed Martin • Sunnyvale (CA)

On-site
USD 136,000 - 252,000
Medical insurance
Dental/Vision benefits
401(k) match
+1
ASIC & FPGA Design Engineer Sr - E3
ASIC & FPGA Design Engineer Sr - E3

Lockheed Martin • Highlands Ranch (CO)

On-site
USD 110,000 - 205,000
Medical, Dental, Vision
Flexible work arrangements
401(k) match
+9
ASIC & FPGA Design Engineer Sr Stf - E5
ASIC & FPGA Design Engineer Sr Stf - E5

Lockheed Martin • Orlando (FL)

On-site
USD 148,000 - 276,000
Engineering Planner (Project Engineer)
Engineering Planner (Project Engineer)

Lockheed Martin • King of Prussia (PA)

On-site
USD 79,000 - 147,000
ASIC/FPGA Engineer IV, Technical Lead
ASIC/FPGA Engineer IV, Technical Lead

Lockheed Martin • Highlands Ranch (CO)

On-site
USD 85,000 - 115,000
Comprehensive benefits package
ASIC & FPGA Design Engineer - E2
ASIC & FPGA Design Engineer - E2

Lockheed Martin • Orlando (FL)

On-site
USD 81,000 - 151,000
Senior FPGA Design Engineer Sr - E3
Senior FPGA Design Engineer Sr - E3

Lockheed Martin • Town of Owego (NY)

Hybrid
USD 98,000 - 182,000
Flexible work arrangements
401(k) match
Paid time off
+3
ASIC & FPGA Design Engineer Sr
ASIC & FPGA Design Engineer Sr

Lockheed Martin • Boulder (CO)

On-site
USD 110,000 - 205,000
Flexible work arrangements
401(k) match
Paid time off
+2
ASIC & FPGA Design Engineer Stf - E4
ASIC & FPGA Design Engineer Stf - E4

Lockheed Martin • Orlando (FL)

On-site
USD 121,000 - 224,000
Medical, Dental, Vision benefits
Flexible work arrangements
401(k) match
ASIC & FPGA Design Engineer Stf - E4
ASIC & FPGA Design Engineer Stf - E4

Lockheed Martin • Boulder (CO)

On-site
USD 136,000 - 252,000
Medical, Dental, Vision
Flexible work arrangements
401(k) match
+9