Senior Space ASIC/FPGA Designer - Secret Clearance

Jobs via Dice

Littleton (CO)

On-site

USD 130,000 - 185,000

Full time

14 days+
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job description

Job Title: ASIC & FPGA Design Engineer

Location: Denver, CO or Highlands Ranch, CO (Lockheed Martin Space facility). Teleworking not supported.

Overview

Lockheed Martin Space is building the best ASIC/FPGA team in the world. The role supports over 50 R&D programs across military, civil, and commercial space missions, requiring expertise in low SWaP, radiation‑hardened, space‑rated devices.

Key Activities
  • Work with low SWaP, radiation‑hardened, space‑rated devices.
  • Perform all aspects of ASIC and FPGA development from requirements capture through architecture, design, simulation, and testing in a Linux‑based HPC environment.
  • Support technical reviews and present to internal and external stakeholders.
  • Interface with an independent verification team working in parallel to verify the design.
Qualifications
  • 8+ years of professional experience.
  • Bachelor of Science in Electrical Engineering or related discipline (or equivalent).
  • Experience designing FPGAs, digital ASICs, and mixed‑signal ASICs.
  • HDL programming in VHDL, Verilog, and/or SystemVerilog.
  • Experience in a Linux development environment.
  • DoD Secret clearance required (ship).
Desired Skills
  • ASIC/FPGA lifecycle experience (architecture, design, simulation, verification, validation, integration, and test).
  • Verification experience is a plus.
  • Electronics design, lab integration, and troubleshooting experience.
  • Knowledge of space‑grade FPGAs/ASICs and toolsets such as AMD/Xilinx Vivado or Microchip Libero.
  • Experience with MS Project, JIRA, or similar project management tools.
  • Experience with Earned Value Management System (EVMS).
  • Mentoring junior engineers.
Equal Opportunity Employer Statement

Lockheed Martin is an equal opportunity employer. Qualified candidates will be considered without regard to legally protected characteristics.

Application Window

Apply within 5–30 days after posting for optimal consideration. The application window closes in 90 days.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC/FPGA Design Engineer V
ASIC/FPGA Design Engineer V

Jobs via Dice • Littleton (CO)

On-site
USD 130,000 - 185,000
ASIC & FPGA Design Engineer Sr - E3
ASIC & FPGA Design Engineer Sr - E3

Lockheed Martin • Highlands Ranch (CO)

On-site
USD 110,000 - 205,000
Medical, Dental, Vision
Flexible work arrangements
401(k) match
+9
ASIC & FPGA Design Engineer Stf - E4
ASIC & FPGA Design Engineer Stf - E4

Lockheed Martin • Boulder (CO)

On-site
USD 136,000 - 252,000
Medical, Dental, Vision
Flexible work arrangements
401(k) match
+9
ASIC & FPGA Verification Engineer Sr Stf - E5
ASIC & FPGA Verification Engineer Sr Stf - E5

Lockheed Martin • Denver (CO)

On-site
USD 185,000 - 344,000
Medical Insurance
Dental Insurance
Vision Insurance
+13
ASIC & FPGA Design Engineer Stf - E4
ASIC & FPGA Design Engineer Stf - E4

Lockheed Martin • Sunnyvale (CA)

On-site
USD 136,000 - 252,000
Medical insurance
Dental/Vision benefits
401(k) match
+1
Lead Space ASIC/FPGA Verification Engineer
Lead Space ASIC/FPGA Verification Engineer

Lockheed Martin • Highlands Ranch (CO)

On-site
USD 110,000 - 205,000
Medical, Dental, Vision
Flexible work arrangements
401(k) match
+9
ASIC/FPGA Principal Verification Engineer VI
ASIC/FPGA Principal Verification Engineer VI

Lockheed Martin • United States

Remote
USD 120,000 - 150,000
Flexible work schedules
Comprehensive benefits package
Opportunities for professional development
Project Engineer Senior
Project Engineer Senior

Lockheed Martin • Highlands Ranch (CO)

On-site
USD 96,000 - 178,000
Medical, Dental, Vision
Flexible work arrangements (e.g., 4x10
401(k) match
Space ASIC/FPGA Design Engineer – On-site, TS Clearance
Space ASIC/FPGA Design Engineer – On-site, TS Clearance

Lockheed Martin • Sunnyvale (CA)

On-site
USD 136,000 - 252,000
Medical insurance
Dental/Vision benefits
401(k) match
+1
FPGA/ASIC Design Engineer (Silicon Engineering)
FPGA/ASIC Design Engineer (Silicon Engineering)

SpaceX • Redmond (WA)

On-site
USD 125,000 - 145,000
Medical, vision, and dental coverage
401(k) retirement plan
3 weeks paid vacation