Senior Analog SRAM Design Architect - High-Impact Role

FHLB Des Moines

San Jose (CA)

On-site

USD 91,000 - 232,000

Full time

5 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Benefits offered by this job

Health benefits beginning day one
Retirement savings plan (401k)
Employee stock purchase plan (ESPP)

Job summary

Microchip Technology Inc. is seeking a Senior staff engineer for SRAM design in San Jose, CA. The role focuses on full custom SRAM blocks, memory architectures, PPA trade-offs, and Verilog model development within a leading embedded solutions company.

The candidate should have 12+ years in memory design, strong SPICE and EDA tool proficiency, and excellent communication. The position offers a competitive compensation and a comprehensive benefits package.

Qualifications

  • Bachelor’s degree in Computer Engineering, Electrical Engineering, or Computer Science.
  • 12+ years of experience in custom SRAM design and/or memory circuit design.
  • High proficiency in SPICE simulations.
  • Proficient in full custom design EDA toolsets.
  • Strong scripting, data capture and analysis abilities.
  • Excellent communication and documentation skills.

Responsibilities

  • Define, estimate, develop, and optimize full custom high-speed SRAM blocks.
  • Analyze SRAM yield vs. redundancy and ECC requirements.
  • Run experiments using memory compilers to evaluate PPA trade-offs.
  • Create and verify circuit schematics and Verilog models.
  • Support timing characterization and silicon validation of SRAM blocks.

Skills

SPICE simulations
Verilog
custom SRAM design
memory circuit design

Education

Bachelor’s degree in EE/CE/CS
Master’s degree in EE/CE/CS

Tools

EDA tool suite
Solido
Monte Carlo analysis

Job description

Microchip Technology Inc. is seeking a Senior staff engineer for SRAM design in San Jose, CA. The role focuses on full custom SRAM blocks, memory architectures, PPA trade-offs, and Verilog model development within a leading embedded solutions company.

The candidate should have 12+ years in memory design, strong SPICE and EDA tool proficiency, and excellent communication. The position offers a competitive compensation and a comprehensive benefits package.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Analog & SRAM Design Engineer
Senior Analog & SRAM Design Engineer

Microchip Technology Inc. • San Jose (CA)

On-site
USD 91,000 - 232,000
Health benefits from day one
Retirement savings plans
ESPP program with 2 year look back
Senior Technical Staff Engineer - Analog Design (SRAM Design)
Senior Technical Staff Engineer - Analog Design (SRAM Design)

FHLB Des Moines • San Jose (CA)

On-site
USD 91,000 - 232,000
Health benefits beginning day one
Retirement savings plan (401k)
Employee stock purchase plan (ESPP)
Senior Technical Staff Engineer - Analog Design (SRAM Design)
Senior Technical Staff Engineer - Analog Design (SRAM Design)

Microchip Technology Inc. • San Jose (CA)

On-site
USD 91,000 - 232,000
Health benefits from day one
Retirement savings plans
ESPP program with 2 year look back
Senior SRAM Circuit Design Engineer — High-Performance Memory
Senior SRAM Circuit Design Engineer — High-Performance Memory

Samsung Semiconductor • San Jose (CA)

On-site
USD 163,000 - 253,000
4+ weeks paid time off
Medical/Dental/Vision/401k
Charitable giving match
+2
Senior SRAM Design Engineer - Lead High-Performance Memory
Senior SRAM Design Engineer - Lead High-Performance Memory

Engg • San Jose (CA)

On-site
USD 163,000 - 253,000
4+ weeks paid time off
Fertility care/adoption stipend
Medical travel support
+3
Senior Memory Architect — High-Speed, Low-Power SRAM
Senior Memory Architect — High-Speed, Low-Power SRAM

Lattice Semiconductor Corp • Nellis Air Force Base Census-Designated Place (NV)

On-site
USD 199,000 - 243,000
Healthcare
Retirement plans
Paid time off
Senior SRAM Architect for AI Chip Circuit Design
Senior SRAM Architect for AI Chip Circuit Design

NVIDIA • Austin (TX)

On-site
USD 136,000 - 265,000
Equity
Benefits
SRAM Compiler Engineer & Memory Architect (Hybrid, San Jose)
SRAM Compiler Engineer & Memory Architect (Hybrid, San Jose)

TSMC - Taiwan Semiconductor Manufacturing Company Limited • California (MO)

Hybrid
USD 135,000 - 225,000
High-Performance SRAM Design and Layout Engineer
High-Performance SRAM Design and Layout Engineer

Qualcomm • Santa Clara (CA), Northern (KY)

Hybrid
USD 148,000 - 222,000
Senior Memory Design Engineer – Lead Embedded SRAM/TCAM
Senior Memory Design Engineer – Lead Embedded SRAM/TCAM

MediaTek Research Lab Inc. • San Jose (CA)

Hybrid
USD 179,000 - 256,000
Health insurance
Paid time off (PTO)
Parental leave
+1