Secure ASIC Design & Integration Engineer

Apple Inc.

Cupertino (CA)

Hybrid

USD 129,000 - 195,000

Full time

36 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Medical and dental coverage
Retirement benefits
Employee stock programs
Relocation assistance

Job summary

Apple Inc. in Cupertino, CA is seeking an ASIC Design and Integration Engineer for Silicon Security to architect and implement secure subsystems for the Apple SoC. You will design robust hardware defenses, integrate security IPs, and ensure timing, performance and security requirements across blocks.

Minimum qualifications include a BS in EE/CE and hands-on RTL experience. Preferred skills cover AMBA protocols, CDC analysis, and low-power design.

Qualifications

  • BS in Electrical Engineering, Computer Engineering or a relevant field.
  • Solid RTL design experience using Verilog or SystemVerilog: finite state machines, pipelining, and similar computer-architecture fundamentals.
  • Strong problems-solving and collaboration skills.
  • Solid understanding of digital design fundamentals including CDC (Clock Domain Crossing), synthesis, timing closure.
  • Familiarity with common on-chip bus protocols such as AMBA (AXI, AHB, APB).
  • Familiarity with low-power design techniques.
  • Background in cryptography and cryptographic algorithm implementations is a bonus but not must-have

Responsibilities

  • Architecting and designing state-of-the-art security features, working closely with Platform Architecture, Design Verification to deliver high performance, area and power efficient RTL Blocks on time
  • Integrating security IPs into secure subsystem and ensuring timing, performance and security requirements are met.
  • Resolving integration issues across multiple IP blocks and coordinating with IP owners on interface and functionality concerns
  • Driving front-end quality flows from RTL to netlist, including hands-on work with Lint, CDC/RDC analysis, UPF development, timing, and Synthesis.
  • Leveraging AI-assisted tools to enhance design quality and productivity

Skills

RTL design (Verilog/SV)
CDC/ RDC analysis
AMBA protocols
Low-power design
Cryptography background

Education

BS in Electrical/Computer Engineering or related

Tools

Lint
UPF development
Timing & Synthesis
AXI/AMBA tools

Job description

Apple Inc. in Cupertino, CA is seeking an ASIC Design and Integration Engineer for Silicon Security to architect and implement secure subsystems for the Apple SoC. You will design robust hardware defenses, integrate security IPs, and ensure timing, performance and security requirements across blocks.

Minimum qualifications include a BS in EE/CE and hands-on RTL experience. Preferred skills cover AMBA protocols, CDC analysis, and low-power design.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Secure ASIC Design & Integration Engineer – RTL & Crypto
Secure ASIC Design & Integration Engineer – RTL & Crypto

Anysilicon • Cupertino (CA), Northern (KY)

Hybrid
USD 120,000 - 160,000
ASIC Design and Integration Engineer – Silicon Security
ASIC Design and Integration Engineer – Silicon Security

Anysilicon • Cupertino (CA), Northern (KY)

Hybrid
USD 120,000 - 160,000
ASIC Design and Integration Engineer – Silicon Security
ASIC Design and Integration Engineer – Silicon Security

Apple Inc. • Cupertino (CA)

Hybrid
USD 129,000 - 195,000
Medical and dental coverage
Retirement benefits
Employee stock programs
+1
ASIC Design and Integration Engineer
ASIC Design and Integration Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 100,000 - 130,000
Senior ASIC Design Engineer: RTL, IP & SoC Integration
Senior ASIC Design Engineer: RTL, IP & SoC Integration

Apple Inc. • Beaverton (OR)

On-site
USD 150,000 - 210,000
ASIC Design and Integration Engineer
ASIC Design and Integration Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 180,000 - 260,000
Senior ASIC Design & Integration Engineer
Senior ASIC Design & Integration Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 180,000 - 260,000
ASIC Design Engineer
ASIC Design Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 150,000 - 210,000
SoC Security Architect — Platform Security Leader
SoC Security Architect — Platform Security Leader

Apple Inc. • Cupertino (CA)

Hybrid
USD 216,000 - 325,000
Discretionary employee stock programs
Employee stock purchase plan
RSU awards
+6
Security Design Engineer: HW/SW Crypto & Risk
Security Design Engineer: HW/SW Crypto & Risk

Apple • Salem (OR)

On-site
USD 41,000 - 69,000