ASIC Design and Integration Engineer – Silicon Security

Apple Inc.

Cupertino (CA)

Hybrid

USD 129,000 - 195,000

Full time

25 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Medical and dental coverage
Retirement benefits
Employee stock programs
Relocation assistance

Job summary

Apple Inc. in Cupertino, CA is seeking an ASIC Design and Integration Engineer for Silicon Security to architect and implement secure subsystems for the Apple SoC. You will design robust hardware defenses, integrate security IPs, and ensure timing, performance and security requirements across blocks.

Minimum qualifications include a BS in EE/CE and hands-on RTL experience. Preferred skills cover AMBA protocols, CDC analysis, and low-power design.

Qualifications

  • BS in Electrical Engineering, Computer Engineering or a relevant field.
  • Solid RTL design experience using Verilog or SystemVerilog: finite state machines, pipelining, and similar computer-architecture fundamentals.
  • Strong problems-solving and collaboration skills.
  • Solid understanding of digital design fundamentals including CDC (Clock Domain Crossing), synthesis, timing closure.
  • Familiarity with common on-chip bus protocols such as AMBA (AXI, AHB, APB).
  • Familiarity with low-power design techniques.
  • Background in cryptography and cryptographic algorithm implementations is a bonus but not must-have

Responsibilities

  • Architecting and designing state-of-the-art security features, working closely with Platform Architecture, Design Verification to deliver high performance, area and power efficient RTL Blocks on time
  • Integrating security IPs into secure subsystem and ensuring timing, performance and security requirements are met.
  • Resolving integration issues across multiple IP blocks and coordinating with IP owners on interface and functionality concerns
  • Driving front-end quality flows from RTL to netlist, including hands-on work with Lint, CDC/RDC analysis, UPF development, timing, and Synthesis.
  • Leveraging AI-assisted tools to enhance design quality and productivity

Skills

RTL design (Verilog/SV)
CDC/ RDC analysis
AMBA protocols
Low-power design
Cryptography background

Education

BS in Electrical/Computer Engineering or related

Tools

Lint
UPF development
Timing & Synthesis
AXI/AMBA tools

Job description

ASIC Design and Integration Engineer – Silicon Security

Cupertino, California, United States Hardware

Apple's Silicon Security team is looking for a driven ASIC Design Engineer to build the secure subsystems that protect the entire Apple SoC. In this role, you will design the state-of-the-art hardware defenses that prevent complex side channel attacks and ensure the integrity of our customers' most sensitive data across Apple's product line. Our work spans cryptographic engines, side channel attack monitors, data protection logics etc that make Apple devices the most secure consumer electronics in the world.

Description

As an ASIC Design Engineer on the Silicon Security team, you will be responsible for the micro-architecture, RTL design and integration of secure subsystems.

Your responsibilities will include:

  • Architecting and designing state-of-the-art security features, working closely with Platform Architecture, Design Verification to deliver high performance, area and power efficient RTL Blocks on time
  • Integrating security IPs into secure subsystem and ensuring timing, performance and security requirements are met.
  • Resolving integration issues across multiple IP blocks and coordinating with IP owners on interface and functionality concerns
  • Driving front-end quality flows from RTL to netlist, including hands-on work with Lint, CDC/RDC analysis, UPF development, timing, and Synthesis.
  • Leveraging AI-assisted tools to enhance design quality and productivity.

An overview of Secure Enclave is available here: https://support.apple.com/guide/security/the-secure-enclave-sec59b0b31ff/web

Minimum Qualifications
  • BS in Electrical Engineering, Computer Engineering or a relevant field and 0 years of experience
Preferred Qualifications
  • Solid RTL design experience using Verilog or SystemVerilog: finite state machines, pipelining, and similar computer-architecture fundamentals.
  • Strong problems-solving and collaboration skills
  • Solid understanding of digital design fundamentals including CDC (Clock Domain Crossing), synthesis, timing closure
  • Familiarity with common on-chip bus protocols such as AMBA (AXI, AHB, APB).
  • Familiarity with low-power design techniques
  • Background in cryptography and cryptographic algorithm implementations is a bonus but not must-have

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $129,300 and $194,700, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan.

You’ll also receive benefits including:

  • Comprehensive medical and dental coverage
  • Retirement benefits
  • A range of discounted products and free services
  • For formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition
  • Discretionary bonuses or commission payments as well as relocation

Learn more about Apple Benefits

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

FE Engineering
FE Engineering

Apple Inc. • Cupertino (CA)

Hybrid
USD 150,000 - 225,000
Stock programs
Medical & dental
Relocation assistance
+1
Senior ASIC Design & Integration Engineer
Senior ASIC Design & Integration Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 180,000 - 260,000
ASIC Design and Integration Engineer
ASIC Design and Integration Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 180,000 - 260,000
ASIC Design Engineering Lead - SoC IP DMA
ASIC Design Engineering Lead - SoC IP DMA

Apple Inc. • Sunnyvale (CA)

On-site
USD 216,000 - 394,000
Comprehensive medical and dental
Retirement benefits
Employee stock programs
+3
ASIC Design Engineer — IP Integration & Implementation
ASIC Design Engineer — IP Integration & Implementation

Apple Inc. • Sunnyvale (CA)

On-site
USD 185,000 - 325,000
ASIC Design Engineer
ASIC Design Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 150,000 - 210,000
ASIC Design Engineer - Pixel IP
ASIC Design Engineer - Pixel IP

Apple Inc. • Sunnyvale (CA)

On-site
USD 152,000 - 172,000
Stock options
Employee stock purchase plan
Healthcare coverage
Silicon Supplier Excellence Engineer
Silicon Supplier Excellence Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 195,000 - 355,000
Medical and dental
Retirement benefits
Employee stock plan
+2
Silicon Supplier Excellence Engineer
Silicon Supplier Excellence Engineer

Apple Inc. • Austin (TX)

On-site
USD 195,000 - 355,000
Stock programs
Relocation assistance
Education reimbursement
Digital ASIC Architect
Digital ASIC Architect

Apple Inc. • San Diego (CA), Northern (KY)

Hybrid
USD 175,000 - 309,000
Stock programs
RSU awards
Discounted products
+2