RTL and Design Verification Engineer

Ricursive

Palo Alto (CA)

On-site

USD 150,000 - 210,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Ricursive Intelligence in Palo Alto, CA, is hiring engineers and researchers to push the boundaries of self-improving systems. You will work hands-on on RTL, design verification, and high-impact chip design, designing algorithms and running large-scale experiments with an elite team.

As a startup, you will ship products that transform chip development and accelerate toward artificial superintelligence, collaborating across hardware and software to close the loop between AI and hardware.

Qualifications

  • Experience with RTL and design verification in chip design.
  • Track record shipping frontier AI models or advanced chips is a plus.

Responsibilities

  • Design algorithms for self-improving systems and chips.
  • Run large-scale experiments and validate results.
  • Ship products that transform chip design.

Skills

RTL
Design verification
Chips design

Job description

Ricursive Intelligence is a frontier AI Lab focused on building self‑improving systems, starting with chip design. We are reinventing chip development and closing the loop between AI and the hardware that fuels it, recursively accelerating the path to artificial superintelligence.

We are hiring best‑in‑class engineers and researchers with real depth in RTL and design verification. You will tackle deeply technical, high‑impact challenges alongside an elite team that has previously shipped frontier AI models and advanced chips. As a startup, everyone is hands‑on; you will design algorithms, run large‑scale experiments, and ship products that transform chip design.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

RTL and Design Verification Engineer
RTL and Design Verification Engineer

Ricursive Intelligence • Palo Alto (CA)

On-site
USD 100,000 - 150,000
RTL & Design Verification Engineer for AI Chips
RTL & Design Verification Engineer for AI Chips

Ricursive Intelligence • Palo Alto (CA)

On-site
USD 100,000 - 150,000
Senior RTL & Design Verification Engineer for AI Chips
Senior RTL & Design Verification Engineer for AI Chips

Ricursive • Palo Alto (CA)

On-site
USD 150,000 - 210,000
RTL Design Engineer for AI Chip Innovation
RTL Design Engineer for AI Chip Innovation

jobr.pro • New York (NY)

On-site
USD 120,000 - 160,000
RTL Design Engineer for AI Chip Innovation
RTL Design Engineer for AI Chip Innovation

Normal Computing • New York (NY)

On-site
USD 100,000 - 130,000
AI Chip RTL Design Engineer — Fast-Paced, Verification
AI Chip RTL Design Engineer — Fast-Paced, Verification

The Consensus • San Jose (CA)

On-site
USD 140,000 - 180,000
Medical, dental & vision
Housing subsidy
Relocation support
+3
Remote RTL Design Engineer for AI Tools
Remote RTL Design Engineer for AI Tools

Obsidian • San Francisco (CA)

On-site
USD 100,000 - 150,000
Elite RTL Design Engineer for AI ASICs
Elite RTL Design Engineer for AI ASICs

Etched • Cupertino (CA)

On-site
USD 140,000 - 210,000
Full medical, dental, and vision packages
Housing subsidy of $2,000/month
Daily lunch and dinner in-office
+1
Chip Design and Verification Methodology Engineer
Chip Design and Verification Methodology Engineer

TenX Semi • San Francisco (CA)

Hybrid
USD 150,000 - 190,000
RTL Design Engineer
RTL Design Engineer

Acceler8 Talent • Mountain View (CA)

On-site
USD 120,000 - 160,000