Senior RTL & Design Verification Engineer for AI Chips

Ricursive

Palo Alto (CA)

On-site

USD 150,000 - 210,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Ricursive Intelligence in Palo Alto, CA, is hiring engineers and researchers to push the boundaries of self-improving systems. You will work hands-on on RTL, design verification, and high-impact chip design, designing algorithms and running large-scale experiments with an elite team.

As a startup, you will ship products that transform chip development and accelerate toward artificial superintelligence, collaborating across hardware and software to close the loop between AI and hardware.

Qualifications

  • Experience with RTL and design verification in chip design.
  • Track record shipping frontier AI models or advanced chips is a plus.

Responsibilities

  • Design algorithms for self-improving systems and chips.
  • Run large-scale experiments and validate results.
  • Ship products that transform chip design.

Skills

RTL
Design verification
Chips design

Job description

Ricursive Intelligence in Palo Alto, CA, is hiring engineers and researchers to push the boundaries of self-improving systems. You will work hands-on on RTL, design verification, and high-impact chip design, designing algorithms and running large-scale experiments with an elite team.

As a startup, you will ship products that transform chip development and accelerate toward artificial superintelligence, collaborating across hardware and software to close the loop between AI and hardware.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

RTL & Design Verification Engineer for AI Chips
RTL & Design Verification Engineer for AI Chips

Ricursive Intelligence • Palo Alto (CA)

On-site
USD 100,000 - 150,000
RTL and Design Verification Engineer
RTL and Design Verification Engineer

Ricursive • Palo Alto (CA)

On-site
USD 150,000 - 210,000
RTL and Design Verification Engineer
RTL and Design Verification Engineer

Ricursive Intelligence • Palo Alto (CA)

On-site
USD 100,000 - 150,000
Elite RTL Design Engineer for AI ASICs
Elite RTL Design Engineer for AI ASICs

Etched • Cupertino (CA)

On-site
USD 140,000 - 210,000
Full medical, dental, and vision packages
Housing subsidy of $2,000/month
Daily lunch and dinner in-office
+1
Senior RTL Design Engineer for AI ASICs
Senior RTL Design Engineer for AI ASICs

Etched.ai, Inc. • San Jose (CA)

On-site
USD 120,000 - 150,000
Medical, dental, and vision packages
$500 per month credit for waiving medical benefits
Housing subsidy of $2k per month
+3
RTL Design Engineer for AI Chip Innovation
RTL Design Engineer for AI Chip Innovation

jobr.pro • New York (NY)

On-site
USD 120,000 - 160,000
AI Chip RTL Design Engineer — Fast-Paced, Verification
AI Chip RTL Design Engineer — Fast-Paced, Verification

The Consensus • San Jose (CA)

On-site
USD 140,000 - 180,000
Medical, dental & vision
Housing subsidy
Relocation support
+3
AI Inference RTL Engineer – High-Performance ASICs
AI Inference RTL Engineer – High-Performance ASICs

Etched • San Jose (CA)

On-site
USD 150,000 - 275,000
RTL Design Engineer for AI ASICs & High-Speed Digital
RTL Design Engineer for AI ASICs & High-Speed Digital

Etched • San Jose (CA)

On-site
USD 150,000 - 190,000
Medical, dental, and vision packages
Housing subsidy of $2k per month
Relocation support
+1
AI-Driven Chip Design Infrastructure Engineer
AI-Driven Chip Design Infrastructure Engineer

Ricursive • Palo Alto (CA)

On-site
USD 190,000 - 235,000