RISC-V Interconnect Architect: Configurable RTL Generators

SiFive

Santa Clara (CA)

On-site

USD 158,760 - 194,040

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Healthcare
Retirement plans
Paid time off
Incentive compensation

Job summary

A leading technology company in California is seeking a staff level hardware engineer passionate about designing cutting-edge CPU and interconnect IP to drive RISC-V adoption. You will architect and implement advanced interconnects, enhance performance, and integrate new designs into the Chisel framework. Ideal candidates will have strong RTL design skills and a solid software engineering background, preferably with experience in bus protocols and collaboration in a team-oriented environment. Competitive pay and benefits offered.

Qualifications

  • Strong software engineering background including object-oriented and functional programming.
  • Ability to architect solutions to connect bus fabrics of disparate protocols.
  • Experience with domain-specific languages for hardware design.

Responsibilities

  • Architect and design an enhanced TileLink interconnect.
  • Implement RTL generators for optimal self-configuration.
  • Integrate new design content into the Chisel/FIRRTL framework.

Skills

Cache and cache coherency architectures
NoC or interconnect fabrics
Bus protocols (AXI, AHB, APB, CHI)
Software engineering skills
RTL design in Verilog/SystemVerilog/VHDL
Attention to detail
Team collaboration

Education

BS/MS in EE, CE, CS or related technical discipline

Tools

Git
GitHub
Jira
Confluence

Job description

A leading technology company in California is seeking a staff level hardware engineer passionate about designing cutting-edge CPU and interconnect IP to drive RISC-V adoption. You will architect and implement advanced interconnects, enhance performance, and integrate new designs into the Chisel framework. Ideal candidates will have strong RTL design skills and a solid software engineering background, preferably with experience in bus protocols and collaboration in a team-oriented environment. Competitive pay and benefits offered.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

RISC-V Interconnect Architect: Configurable RTL Generators
RISC-V Interconnect Architect: Configurable RTL Generators

SiFive • Boston (MA)

On-site
USD 158,760 - 194,040
Comprehensive benefits package
Healthcare
Paid time off
+1
RISC-V Interconnect Architect: Configurable RTL Generators
RISC-V Interconnect Architect: Configurable RTL Generators

SiFive • Austin (TX)

On-site
USD 158,760 - 194,040
Healthcare
Retirement plans
Paid time off
RISC-V CPU Microarchitecture & RTL Design Engineer
RISC-V CPU Microarchitecture & RTL Design Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 167,000 - 251,000
Competitive annual discretionary bonus
Annual RSU grants
Comprehensive benefits package
Senior Interconnect Architect (TileLink, Chisel)
Senior Interconnect Architect (TileLink, Chisel)

SiFive, Inc. • Austin (TX)

On-site
USD 158,000 - 195,000
Healthcare plans
Retirement plans
Paid time off
Senior Interconnect Architect for TileLink & Chisel RTL
Senior Interconnect Architect for TileLink & Chisel RTL

SiFive • Boston (MA)

On-site
USD 231,000 - 283,000
Healthcare and retirement plans
Paid time off
Variable compensation and equity
Interconnect Design Engineer
Interconnect Design Engineer

SiFive • Austin (TX)

On-site
USD 158,760 - 194,040
Healthcare
Retirement plans
Paid time off
Interconnect Design Engineer
Interconnect Design Engineer

SiFive • Boston (MA)

On-site
USD 158,760 - 194,040
Comprehensive benefits package
Healthcare
Paid time off
+1
Interconnect Design Engineer
Interconnect Design Engineer

SiFive, Inc. • Santa Clara (CA)

On-site
USD 158,000 - 195,000
Healthcare
Retirement plans
Paid time off
Interconnect Design Engineer
Interconnect Design Engineer

SiFive • Santa Clara (CA)

On-site
USD 158,760 - 194,040
Healthcare
Retirement plans
Paid time off
+1
Principal Interconnect Architect - Chisel/TileLink IP
Principal Interconnect Architect - Chisel/TileLink IP

SiFive • Austin (TX)

On-site
USD 231,000 - 283,000