RISC-V Interconnect Architect: Configurable RTL Generators

SiFive

Boston (MA)

On-site

USD 158,760 - 194,040

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Comprehensive benefits package
Healthcare
Paid time off
Retirement plans

Job summary

A leading hardware technology company in Boston is seeking a staff level hardware engineer to design innovative CPU and interconnect IP. The role involves architecting and implementing advanced interconnect designs, enhancing multi-core performance, and collaborating with verification teams. The ideal candidate should possess a strong background in RTL design using Verilog/SystemVerilog, proficient programming skills, and knowledge of bus protocols. This position offers a competitive salary range and comprehensive benefits including healthcare and retirement plans.

Qualifications

  • Strong background in hardware design and software engineering.
  • Proficient in creating high-quality RTL designs.
  • Experience with DSLs for hardware expression is a plus.

Responsibilities

  • Architect and implement TileLink interconnect and cache controllers.
  • Enhance designs for performance and multi-system coherence.
  • Collaborate with verification teams on thorough test plans.

Skills

Knowledge of cache and cache coherency architectures
Experience with NoC interconnect fabrics
Familiarity with bus protocols (AXI, AHB, APB, CHI)
Strong software engineering skills
Proficiency in Verilog/SystemVerilog/VHDL
Attention to detail
Ability to work well in teams

Education

BS/MS in EE, CE, CS or related technical discipline

Tools

Git
GitHub
Jira
Confluence

Job description

A leading hardware technology company in Boston is seeking a staff level hardware engineer to design innovative CPU and interconnect IP. The role involves architecting and implementing advanced interconnect designs, enhancing multi-core performance, and collaborating with verification teams. The ideal candidate should possess a strong background in RTL design using Verilog/SystemVerilog, proficient programming skills, and knowledge of bus protocols. This position offers a competitive salary range and comprehensive benefits including healthcare and retirement plans.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

RISC-V Interconnect Architect: Configurable RTL Generators
RISC-V Interconnect Architect: Configurable RTL Generators

SiFive • Austin (TX)

On-site
USD 158,760 - 194,040
Healthcare
Retirement plans
Paid time off
RISC-V Interconnect Architect: Configurable RTL Generators
RISC-V Interconnect Architect: Configurable RTL Generators

SiFive • Santa Clara (CA)

On-site
USD 158,760 - 194,040
Healthcare
Retirement plans
Paid time off
+1
RISC-V CPU Microarchitecture & RTL Design Engineer
RISC-V CPU Microarchitecture & RTL Design Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 167,000 - 251,000
Competitive annual discretionary bonus
Annual RSU grants
Comprehensive benefits package
RISC-V CPU Power & Clock Design Engineer
RISC-V CPU Power & Clock Design Engineer

SiFive • Boston (MA)

On-site
USD 100,000 - 130,000
RTL Design Engineer — Interconnect & Microarchitecture
RTL Design Engineer — Interconnect & Microarchitecture

Advanced Micro Devices, Inc. • Austin (TX)

On-site
USD 100,000 - 140,000
Senior RTL/Digital Design Engineer – RISC‑V Core Leader
Senior RTL/Digital Design Engineer – RISC‑V Core Leader

Condor Computing Corporation • United States

On-site
USD 100,000 - 140,000
Senior Interconnect Architect (TileLink, Chisel)
Senior Interconnect Architect (TileLink, Chisel)

SiFive, Inc. • Austin (TX)

On-site
USD 158,000 - 195,000
Healthcare plans
Retirement plans
Paid time off
Remote Senior RTL Design Engineer – CPU, RISC-V, Equity
Remote Senior RTL Design Engineer – CPU, RISC-V, Equity

CyberCoders • Portland (OR)

Remote
USD 150,000 - 260,000
RISC-V CPU Micro-Architecture & RTL Engineer
RISC-V CPU Micro-Architecture & RTL Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 167,000 - 251,000
Competitive benefits
Senior RTL Design Engineer
Senior RTL Design Engineer

Baidu USA • Sunnyvale (CA)

On-site
USD 130,000 - 160,000