RISC-V Interconnect Architect: Configurable RTL Generators

SiFive

Austin (TX)

On-site

USD 158,760 - 194,040

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Healthcare
Retirement plans
Paid time off

Job summary

A leading technology company in Austin, Texas is seeking a staff level hardware engineer to design cutting-edge CPU and interconnect IP. Responsibilities include architecting tile interconnects and cache controllers, implementing RTL generators, and enhancing system coherence. Candidates should have strong skills in hardware design, familiarity with industry standards, and solid software engineering backgrounds. A BS/MS in a relevant field is required. Comprehensive benefits are provided along with a competitive salary range of $158,760 to $194,040.

Qualifications

  • Strong background in cache and cache coherency architectures.
  • Experience with NoC or interconnect fabrics.
  • Proficiency in object-oriented programming and templated metaprogramming.
  • Attention to detail with a focus on high-quality design.

Responsibilities

  • Architect and implement TileLink interconnect and cache controllers.
  • Integrate new designs into SiFive’s Chisel/FIRRTL framework.
  • Perform initial sandbox verification and collaborate on verification test plans.
  • Maintain excellent documentation through collaborative design.

Skills

Cache coherency architectures
NoC or interconnect fabrics
Industry-standard bus protocols (AXI, AHB, APB, CHI)
Object-oriented programming
Templated metaprogramming
Data modeling
Test-driven development
RTL design in Verilog/SystemVerilog/VHDL
Software engineering skills

Education

BS/MS in EE, CE, CS or related technical discipline

Tools

Git
GitHub
Jira
Confluence

Job description

A leading technology company in Austin, Texas is seeking a staff level hardware engineer to design cutting-edge CPU and interconnect IP. Responsibilities include architecting tile interconnects and cache controllers, implementing RTL generators, and enhancing system coherence. Candidates should have strong skills in hardware design, familiarity with industry standards, and solid software engineering backgrounds. A BS/MS in a relevant field is required. Comprehensive benefits are provided along with a competitive salary range of $158,760 to $194,040.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

RISC-V Interconnect Architect: Configurable RTL Generators
RISC-V Interconnect Architect: Configurable RTL Generators

SiFive • Boston (MA)

On-site
USD 158,760 - 194,040
Comprehensive benefits package
Healthcare
Paid time off
+1
RISC-V Interconnect Architect: Configurable RTL Generators
RISC-V Interconnect Architect: Configurable RTL Generators

SiFive • Santa Clara (CA)

On-site
USD 158,760 - 194,040
Healthcare
Retirement plans
Paid time off
+1
Senior Interconnect Architect (TileLink, Chisel)
Senior Interconnect Architect (TileLink, Chisel)

SiFive, Inc. • Austin (TX)

On-site
USD 158,000 - 195,000
Healthcare plans
Retirement plans
Paid time off
RTL Design Engineer — Interconnect & Microarchitecture
RTL Design Engineer — Interconnect & Microarchitecture

Advanced Micro Devices, Inc. • Austin (TX)

On-site
USD 100,000 - 140,000
RISC-V CPU Microarchitecture & RTL Design Engineer
RISC-V CPU Microarchitecture & RTL Design Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 167,000 - 251,000
Competitive annual discretionary bonus
Annual RSU grants
Comprehensive benefits package
RISC-V CPU Power & Clock Design Engineer
RISC-V CPU Power & Clock Design Engineer

SiFive • Austin (TX)

On-site
USD 100,000 - 130,000
RISC-V CPU Power & Clock Design Engineer
RISC-V CPU Power & Clock Design Engineer

SiFive • Boston (MA)

On-site
USD 100,000 - 130,000
RTL Design Engineer: Interconnect & Coherence Architect
RTL Design Engineer: Interconnect & Coherence Architect

Advanced Micro Devices • Austin (TX)

On-site
USD 120,000 - 150,000
Senior RTL Design Engineer
Senior RTL Design Engineer

Baidu USA • Sunnyvale (CA)

On-site
USD 130,000 - 160,000
Remote Senior RTL Design Engineer – CPU, RISC-V, Equity
Remote Senior RTL Design Engineer – CPU, RISC-V, Equity

CyberCoders • Portland (OR)

Remote
USD 150,000 - 260,000