Enable job alerts via email!

Principal FPGA Design Engineer

Cadence Design Systems

San Jose (CA)

On-site

USD 131,000 - 245,000

Full time

Yesterday
Be an early applicant

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

A leading company in FPGA Emulation/Prototyping is seeking an experienced electrical engineer to design and verify FPGA IPs. The role involves working with cutting-edge technology and requires strong skills in FPGA design and debugging. Candidates with a Master's degree and substantial relevant experience are invited to apply.

Benefits

Paid vacation and holidays
401(k) with employer match
Employee stock purchase plan
Various medical, dental, and vision options

Qualifications

  • Master's degree required with 5+ years of experience.
  • Proficient in FPGA design and verification.
  • Hands-on debugging experience with FPGAs.

Responsibilities

  • Develop FPGA IPs for Protium, including design, verification, and release.
  • Perform timing closure and validate FPGA IPs on hardware.
  • Document FPGA IPs thoroughly.

Skills

FPGA design
Verification using Verilog
Debugging FPGAs
Linux servers
Scripting using Shell, Perl, or TCL
Industry-standard interfaces knowledge

Education

Master's degree in Electrical Engineering

Tools

Vivado tool
Cadence simulators Incisive

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware, and IP that turn design concepts into reality. Cadence customers are the world's most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace, industrial, and health.

The Cadence Advantage

  • The opportunity to work on cutting-edge technology in an environment that encourages creativity, innovation, and making an impact.
  • Employee-friendly policies focusing on physical and mental well-being, career development, learning opportunities, and recognition of employee needs.
  • The "One Cadence - One Team" culture promotes collaboration within and across teams to ensure customer success.
  • Multiple avenues for learning and development tailored to individual interests and requirements.
  • Work with a diverse team of passionate, dedicated, and talented individuals committed to exceeding expectations for customers, communities, and colleagues.

Job Responsibilities

Protium is a leading product in FPGA Emulation / Prototyping. This role involves designing, verifying, ensuring timing closure, and hardware validating FPGA IPs.

  • Develop FPGA IPs for the Protium platform, including design, verification, integration, timing closure, documentation, and release to end users.
  • Design, verify, simulate, perform timing closure, and validate FPGA IPs on hardware.
  • Enhance existing IPs and develop new ones.
  • Debug and resolve internal regression failures related to FPGA IPs.
  • Document FPGA IPs thoroughly.

Position Requirements / Qualifications

  • Master's degree in Electrical Engineering with 5+ years of experience.
  • Proficiency in FPGA design and verification using Verilog.
  • Experience with high-end Xilinx (AMD) FPGAs and the Vivado tool for simulation, placement, and routing.
  • Hands-on experience debugging FPGAs using Vivado hardware manager, firmware, and software.
  • Proficiency with Linux servers and scripting using Shell, Perl, or TCL.
  • Experience with Cadence simulators Incisive or Xcelium.
  • Detailed knowledge of industry-standard interfaces such as PCI Express, DRAM / DDR4, SRAM, I2C, JTAG, and AXI.

The annual salary range for California is $131,600 to $244,400, with potential incentive compensation including bonuses, equity, and benefits. Sales roles typically offer a competitive On Target Earnings (OTE) incentive structure. Compensation varies based on qualifications, skills, competencies, and location. Benefits include paid vacation and holidays, 401(k) with employer match, employee stock purchase plan, and various medical, dental, and vision options.

We're doing work that matters. Help us solve what others can't.

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

Principal FPGA Design Engineer

Cadence

San Jose null

On-site

On-site

USD 131,000 - 245,000

Full time

29 days ago

Remote Principal FPGA Design Engineer

Davita Inc.

null null

Remote

Remote

USD 200,000 - 225,000

Part time

18 days ago

Principal Hardware Design Engineer

PsiQuantum

Palo Alto null

On-site

On-site

USD 230,000 - 250,000

Full time

13 days ago

Principal FPGA Design Engineer - FPGA IPs (R48198/rj)

Cadence

San Jose null

On-site

On-site

USD 90,000 - 150,000

Full time

30+ days ago

Principal FPGA Design Engineer - FPGA IPs (R44870/rj)

Cadence

San Jose null

On-site

On-site

USD 170,000 - 190,000

Full time

30+ days ago

Principal FPGA Design Engineer - FPGA IPs (R48199/rj)

Cadence

San Jose null

On-site

On-site

USD 170,000 - 190,000

Full time

30+ days ago

Principal FPGA Design Engineer

Cadence Design Systems

San Jose null

On-site

On-site

USD 131,000 - 245,000

Full time

30+ days ago

Principal Hardware Design Engineer

Davita Inc.

Palo Alto null

On-site

On-site

USD 230,000 - 260,000

Full time

14 days ago

Principal Hardware Design Engineer - Palladium and Protium (R48164/mk)

Cadence

San Jose null

On-site

On-site

USD 170,000 - 190,000

Full time

30+ days ago