Enable job alerts via email!

Lead CPU Design Verification Engineer, Silicon

Google

Mountain View (CA)

On-site

USD 183,000 - 271,000

Full time

12 days ago

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

An established industry player is seeking a Lead CPU Design Verification Engineer to join their innovative team in Silicon Valley. This role involves designing verification for cutting-edge CPU developments, contributing to the creation of custom silicon solutions that enhance performance and efficiency. You will leverage your extensive experience with verification methodologies and processor microarchitecture to shape the next generation of hardware. This is an exciting opportunity to work on products that impact millions globally, all while collaborating with a talented team committed to pushing technological boundaries.

Qualifications

  • 8+ years of experience with verification methodologies and languages.
  • Bachelor's degree or equivalent practical experience required.

Responsibilities

  • Design verification for future CPU developments.
  • Build functional verification infrastructure.
  • Verify performance for pre-silicon and post-silicon stages.

Skills

UVM
SystemVerilog
Processor Microarchitecture
Low-Power Design Verification
Linux
Android
ARM Instruction Set Architecture

Education

Bachelor's degree in Electrical Engineering
Master's degree in Electrical Engineering
PhD in Electrical Engineering

Job description

Join to apply for the Lead CPU Design Verification Engineer, Silicon role at Google

2 weeks ago Be among the first 25 applicants

Join to apply for the Lead CPU Design Verification Engineer, Silicon role at Google

Get AI-powered advice on this job and more exclusive features.

Note: By applying to this position, you will have the opportunity to share your preferred working location from the following: Austin, TX, USA; Mountain View, CA, USA; Portland, OR, USA; Poughkeepsie, NY, USA.

Minimum qualifications:
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
  • 8 years of experience with verification methodologies and languages such as UVM and SystemVerilog.
  • Experience with processor microarchitecture.
Preferred qualifications:
  • Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • Experience in low-power design verification.
  • Knowledge of general purpose operating systems such as Linux and Android.
  • Familiarity with ARM Instruction Set Architecture.
About The Job

Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.

Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.

The US base salary range for this full-time position is $183,000-$271,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.

Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google.

Responsibilities
  • Design verification for future CPU developments.
  • Build functional verification infrastructure, including unit, multi-unit, core, and subsystem level verification environments.
  • Produce diagnostic code repositories that enable the production of quality CPUs.
  • Verify and validate performance for both pre-silicon and post-silicon stages.

Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity, or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

Seniority level
  • Mid-Senior level
Employment type
  • Full-time
Job function
  • Other, Information Technology, and Engineering
Industries
  • Information Services and Technology, Information and Internet

Referrals increase your chances of interviewing at Google by 2x

Sign in to set job alerts for “Design Verification Engineer” roles.

Sunnyvale, CA $114,000.00-$133,000.00 2 weeks ago

Sunnyvale, CA $114,000.00-$166,000.00 2 weeks ago

Mountain View, CA $127,000.00-$187,000.00 3 days ago

Sunnyvale, CA $111,000.00-$164,000.00 2 weeks ago

San Jose, CA $133,300.00-$186,800.00 2 weeks ago

Sunnyvale, CA $114,000.00-$166,000.00 2 weeks ago

Sunnyvale, CA $142,000.00-$203,000.00 2 weeks ago

CPU Functional Verification Engineer, Silicon, University Graduate

Mountain View, CA $108,000.00-$158,000.00 4 days ago

Sunnyvale, CA $142,000.00-$203,000.00 2 weeks ago

San Jose, CA $159,840.00-$239,760.00 2 weeks ago

Sunnyvale, CA $173,000.00-$249,000.00 2 weeks ago

Sunnyvale, CA $142,000.00-$203,000.00 2 weeks ago

Physical Verification and Convergence Engineer

Sunnyvale, CA $212,000.00-$291,000.00 2 weeks ago

Physical Design Engineer, Custom Datapath

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

Principal Design Verification Engineer

OSI Engineering

San Jose

Hybrid

USD 187,000 - 217,000

5 days ago
Be an early applicant

Principal Verification Engineer

OSI Engineering

Menlo Park

Hybrid

USD 166,000 - 196,000

5 days ago
Be an early applicant

ASIC Verification Engineer, Technical Leader

Cisco Systems, Inc.

San Jose

On-site

USD 165,000 - 233,000

-1 days ago
Be an early applicant

Principal CPU Design Verification Engineer

Ventana Micro Systems Inc.

Cupertino

On-site

USD 115,000 - 225,000

16 days ago

Principal Design Verification Engineer - Memory Interface Chips

Rambus, Inc.

San Jose

Hybrid

USD 145,000 - 270,000

30+ days ago

Principal Design Verification Engineer (Coherent Interconnect)

Samsung Electronics America

San Jose

Hybrid

USD 216,000 - 360,000

30+ days ago

ASIC/FPGA Lead Verification Engineer, 9+ Years

Accreditation Council for Graduate Medical Education

California

On-site

USD 113,000 - 228,000

13 days ago

Principal Verification Engineer-DDR Exp

Rambus, Inc.

San Jose

Hybrid

USD 129,000 - 241,000

30+ days ago

Principal Verification Engineer

Indiesemi

San Jose

On-site

USD 200,000 - 250,000

30+ days ago