Memory Subsystem Validation Lead for SoC

Apple Inc.

Austin, Northern (TX, KY)

Hybrid

USD 180,000 - 240,000

Full time

13 days ago
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Apple Inc. is seeking a SoC DRAM Memory Subsystem Validation Engineering Program Manager to drive memory subsystem readiness for Apple’s custom SoCs.

You will coordinate bring-up, validation and complex debugging across multiple teams to ensure silicon meets Apple’s quality standards and production timelines. The role interfaces with DRAM architecture, Memory Controller Design, DV, DDR PHY, DRAM product engineering, and software teams to align memory technologies from architecture to mass

Qualifications

  • BS + 10 years of relevant experience.
  • Prior experience in SOC DRAM Memory Design, Validation, Architecture or Test/Product Engineering.

Responsibilities

  • Interface and drive memory related silicon issues across multi-functional teams: Design, Verification, Silicon Validation, Productization, System Hardware, and Software.
  • Drive debug activities in post silicon environments, root-cause problems and steer the team to the best corrective action to move forward.
  • Plan and lead adoption of DRAM technologies, custom package development and qualification process with multi-functional teams.
  • Work closely with the DRAM Global Supply Management (GSM), DRAM & Package Engineering and SoC Program Management organizations to set priorities.
  • Attend and drive technical sessions with DRAM vendors on new DRAM technology development to track and follow-up issues/action items and drive vendors to meet spec and schedule requirements.
  • Work with DRAM GSM and silicon material management teams to plan and track distribution of new DRAM material across all systems in development.
  • Enable tight collaboration between Design for Test (DFT), Product/Test/QA engineering, SiVal and Systems teams during NPI to finalize SoC performance targets and screen requirements.
  • Drive internal program process to guarantee high quality silicon execution.

Skills

SOC DRAM Memory Design
Validation
Architecture
Test/Product Engineering

Education

BS degree

Job description

Apple Inc. is seeking a SoC DRAM Memory Subsystem Validation Engineering Program Manager to drive memory subsystem readiness for Apple’s custom SoCs.

You will coordinate bring-up, validation and complex debugging across multiple teams to ensure silicon meets Apple’s quality standards and production timelines. The role interfaces with DRAM architecture, Memory Controller Design, DV, DDR PHY, DRAM product engineering, and software teams to align memory technologies from architecture to mass

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

DRAM Design Validation Engineer — SoC Memory Expert, Equity
DRAM Design Validation Engineer — SoC Memory Expert, Equity

Apple Inc. • Cupertino (CA)

On-site
USD 144,600 - 218,000
SoC DRAM Memory Subsystem Validation Engineering Program Manager
SoC DRAM Memory Subsystem Validation Engineering Program Manager

Apple Inc. • Austin (TX), Northern (KY)

Hybrid
USD 180,000 - 240,000
SoC DRAM Memory Subsystem Validation Engineering Program Manager
SoC DRAM Memory Subsystem Validation Engineering Program Manager

Apple • Austin (TX)

On-site
USD 163,300 - 290,100
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and free services
+1
DRAM Design Validation Engineer
DRAM Design Validation Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 144,000 - 218,000
ASIC Design Engineer - Memory Systems & DRAM
ASIC Design Engineer - Memory Systems & DRAM

Apple Inc. • Santa Clara (CA)

On-site
USD 129,300 - 194,700
Lead, SoC DRAM Validation & Debug Program
Lead, SoC DRAM Validation & Debug Program

Apple • Austin (TX)

On-site
USD 163,300 - 290,100
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and free services
+1
Memory Subsystem Verification Engineer — Drive CPU/SoC Validation
Memory Subsystem Verification Engineer — Drive CPU/SoC Validation

Apple Inc. • Austin (TX)

On-site
USD 120,000 - 180,000
Signal Integrity Engineer: Memory Interface for Mobile SoCs
Signal Integrity Engineer: Memory Interface for Mobile SoCs

Apple • United States

On-site
USD 150,000 - 210,000
SRAM Circuit Design Engineer for SoC & ML
SRAM Circuit Design Engineer for SoC & ML

Apple Inc. • Beaverton (OR)

On-site
USD 150,000 - 230,000
DRAM Design Readiness Lead — Validation & Debug Champion
DRAM Design Readiness Lead — Validation & Debug Champion

Micron Technology • Boise (ID)

On-site
USD 120,000 - 190,000
Medical coverage
Dental coverage
Vision coverage
+3