SoC DRAM Memory Subsystem Validation Engineering Program Manager

Apple Inc.

Austin, Northern (TX, KY)

Hybrid

USD 180,000 - 240,000

Full time

13 days ago
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Apple Inc. is seeking a SoC DRAM Memory Subsystem Validation Engineering Program Manager to drive memory subsystem readiness for Apple’s custom SoCs.

You will coordinate bring-up, validation and complex debugging across multiple teams to ensure silicon meets Apple’s quality standards and production timelines. The role interfaces with DRAM architecture, Memory Controller Design, DV, DDR PHY, DRAM product engineering, and software teams to align memory technologies from architecture to mass

Qualifications

  • BS + 10 years of relevant experience.
  • Prior experience in SOC DRAM Memory Design, Validation, Architecture or Test/Product Engineering.

Responsibilities

  • Interface and drive memory related silicon issues across multi-functional teams: Design, Verification, Silicon Validation, Productization, System Hardware, and Software.
  • Drive debug activities in post silicon environments, root-cause problems and steer the team to the best corrective action to move forward.
  • Plan and lead adoption of DRAM technologies, custom package development and qualification process with multi-functional teams.
  • Work closely with the DRAM Global Supply Management (GSM), DRAM & Package Engineering and SoC Program Management organizations to set priorities.
  • Attend and drive technical sessions with DRAM vendors on new DRAM technology development to track and follow-up issues/action items and drive vendors to meet spec and schedule requirements.
  • Work with DRAM GSM and silicon material management teams to plan and track distribution of new DRAM material across all systems in development.
  • Enable tight collaboration between Design for Test (DFT), Product/Test/QA engineering, SiVal and Systems teams during NPI to finalize SoC performance targets and screen requirements.
  • Drive internal program process to guarantee high quality silicon execution.

Skills

SOC DRAM Memory Design
Validation
Architecture
Test/Product Engineering

Education

BS degree

Job description

SoC DRAM Memory Subsystem Validation Engineering Program Manager

Come and join the team that crafts Apple's groundbreaking silicon. Apple makes the greatest SoCs in the world; to do that takes thousands of employees, multiple years and very significant R&D spending. To make the best use of those employees, time, and money requires excellent methodologies and structures. As we continue to expand and mature, the processes used to develop these SOCs must be improved. Join us to do your life’s best work in this rare opportunity to help define the next big thing that will surprise and delight the world!

Description

The SoC DRAM Memory Subsystem Validation and Debug Program Manager will drive the memory subsystem readiness for our custom SoCs. Our high-bandwidth multi-client memory subsystems are blazing new territory with every generation. The charter will include managing bring-up, validation and the complicated debug of our groundbreaking memory subsystem. The EPM will also help craft the DRAM industry’s mobile roadmap and drive innovative DRAM technologies to accompany SoC’s across Apple’s product lines. In this multifaceted role, you will be the critical interface between Apple’s DRAM architecture, Memory Controller Design and DV, DDR PHY, DRAM product engineering, and software teams to ensure these sophisticated memory technologies are delivered from architecture to mass production to Apple’s industry leading quality standards.

Responsibilities
  • Interface and drive memory related silicon issues across multi-functional teams: Design, Verification, Silicon Validation, Productization, System Hardware, and Software.
  • Drive debug activities in post silicon environments, root-cause problems and steer the team to the best corrective action to move forward.
  • Plan and lead adoption of DRAM technologies, custom package development and qualification process with multi-functional teams.
  • Work closely with the DRAM Global Supply Management (GSM), DRAM & Package Engineering and SoC Program Management organizations to set priorities.
  • Attend and drive technical sessions with DRAM vendors on new DRAM technology development to track and follow-up issues/action items and drive vendors to meet spec and schedule requirements.
  • Work with DRAM GSM and silicon material management teams to plan and track distribution of new DRAM material across all systems in development.
  • Enable tight collaboration between Design for Test (DFT), Product/Test/QA engineering, SiVal and Systems teams during NPI to finalize SoC performance targets and screen requirements.
  • Drive internal program process to guarantee high quality silicon execution.
Minimum Qualifications
  • BS + 10 years of relevant experience
  • Prior experience in SOC DRAM Memory Design, Validation, Architecture or Test/Product Engineering.
Preferred Qualifications
  • Knowledge of high-performance memory subsystem, including SoC memory architecture, sophisticated DDR controller, PHY design and high-speed IO interface, DRAM device, and associated calibration/training mechanisms.
  • Experience shipping high volume DRAMs / SoCs.
  • Previous experience working with major DRAM memory vendors and validation of DRAM device is also a plus.
  • Experience working in a high-energy multi-disciplined engineering environment, strong at multi-tasking, and real-time crisis management.
  • Excellent debugging skills. Proven track record to drive resolution of critical problems, while under pressure.
  • Ability to understand complex technical discussions and extract action plans.
  • Passionate to own/drive project development using well-defined metrics.
  • Ability to succinctly summarize complex details for executive reporting.
  • Extraordinary leadership skills and ability to encourage team members with a dedication to see the bigger picture
  • Phenomenal leadership and social skills with a reciprocal approach.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.
Learn about accessibility in Apple’s workplace
Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

SoC DRAM Memory Subsystem Validation Engineering Program Manager
SoC DRAM Memory Subsystem Validation Engineering Program Manager

Apple • Austin (TX)

On-site
USD 163,300 - 290,100
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and free services
+1
DRAM Design Validation Engineer
DRAM Design Validation Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 144,000 - 218,000
Memory Subsystem Validation Lead for SoC
Memory Subsystem Validation Lead for SoC

Apple Inc. • Austin (TX), Northern (KY)

Hybrid
USD 180,000 - 240,000
CPU Memory Subsystem Verification Engineer
CPU Memory Subsystem Verification Engineer

Apple Inc. • Austin (TX)

On-site
USD 120,000 - 180,000
SoC Pre-Silicon Engineering Program Manager
SoC Pre-Silicon Engineering Program Manager

Apple Inc. • Austin (TX)

On-site
USD 140,000 - 190,000
SRAM Circuit Design Engineer
SRAM Circuit Design Engineer

Apple Inc. • Austin (TX), Northern (KY)

Hybrid
USD 160,000 - 230,000
SRAM Circuit Design Engineer
SRAM Circuit Design Engineer

Apple Inc. • Beaverton (OR)

On-site
USD 150,000 - 230,000
SRAM Circuit Design Engineer
SRAM Circuit Design Engineer

Apple Inc. • Santa Clara (CA)

Hybrid
USD 150,000 - 278,000
SoC Pre-Silicon Engineering Program Manager
SoC Pre-Silicon Engineering Program Manager

Apple Inc. • Cupertino (CA), Northern (KY)

On-site
USD 145,000 - 264,000
Medical and dental coverage
Retirement benefits
Discounted products and services
+3
Circuits Implementation Engineer
Circuits Implementation Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 150,000 - 278,000
Medical & dental
Retirement benefits
Stock programs
+2