Memory & Logic IC Design Engineer

3M HEALTHCARE

Boise (ID)

On-site

USD 110,000 - 170,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Medical, dental and vision plans
Income protection and paid familyLeave
Paid time off and holidays
Benefits guide available

Job summary

Micron in Boise, Idaho is seeking a memory design professional to contribute to design, layout optimization, and verification of memory circuits. You will work with cross‑functional teams to move concepts toward tape‑out using Verilog/SystemVerilog, DFT, and DRAM memory expertise.

Preferred MS degree with 2+ years experience; strong problem solving and collaboration are essential in a fast paced environment with comprehensive benefits.

Qualifications

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field and 2 years of relevant experience.
  • Master’s degree in the same fields (preferred).
  • Experience in VLSI, CMOS device and process, Verilog/SystemVerilog, DFT modes, DRAM memory, verification and debug.

Responsibilities

  • Contribute to the development of new products by assisting with the overall design, layout, and optimization of memory, logic, and analog circuits.
  • Respond for parasitic modeling and assist in design validation, reticle experiments, and required tape‑out revisions.
  • Oversee and manage the layout process, including floor‑planning, placement, and routing.
  • Perform verification processes with modeling and simulation using industry standard simulators.
  • Contribute to cross‑group communication to work towards standardization and group success.
  • Work with marketing, probe, assembly, test, process integration, and product engineering groups to ensure accurate manufacturability of product.
  • Solicit guidance from standards, CAD, modeling, and verification groups to improve design quality.
  • Drive innovation into future memory generations within a dynamic work environment.

Skills

VLSI
CMOS device & process
Verilog/SystemVerilog
DFT modes
DRAM memory
Verification & Debug

Education

Bachelor’s degree in Electrical/Computer Engineering or related field
Master’s degree (preferred)

Job description

Micron in Boise, Idaho is seeking a memory design professional to contribute to design, layout optimization, and verification of memory circuits. You will work with cross‑functional teams to move concepts toward tape‑out using Verilog/SystemVerilog, DFT, and DRAM memory expertise.

Preferred MS degree with 2+ years experience; strong problem solving and collaboration are essential in a fast paced environment with comprehensive benefits.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

DRAM Design Engineer - Memory Circuits & Silicon Innovation
DRAM Design Engineer - Memory Circuits & Silicon Innovation

Micron Technology, Inc • Boise (ID)

On-site
USD 90,000 - 130,000
Staff DRAM Design Engineer — Memory Circuit Architect
Staff DRAM Design Engineer — Memory Circuit Architect

Micron Technology, Inc • Boise (ID)

On-site
USD 140,000 - 210,000
Medical, dental and vision plans
Paid time-off
Paid holidays
Memory Circuit Design Engineer
Memory Circuit Design Engineer

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 110,000 - 170,000
Entry-Level Memory Circuit Designer
Entry-Level Memory Circuit Designer

Micron Technology, Inc • Boise (ID)

On-site
USD 110,000 - 160,000
Medical plan
Paid time off
Holidays
Senior DRAM Design Engineer: Next-Gen Memory Innovator
Senior DRAM Design Engineer: Next-Gen Memory Innovator

Micron Technology, Inc • Boise (ID)

On-site
USD 140,000 - 200,000
Senior DRAM Design Engineer — Memory & IC Layout Lead
Senior DRAM Design Engineer — Memory & IC Layout Lead

Micron Technology, Inc • Boise (ID)

On-site
USD 100,000 - 130,000
Senior DRAM Design Engineer: Memory Innovation Lead
Senior DRAM Design Engineer: Memory Innovation Lead

Micron Memory Malaysia Sdn Bhd • Boise (ID)

On-site
USD 120,000 - 170,000
DRAM Design Engineer — Invent Memory Solutions
DRAM Design Engineer — Invent Memory Solutions

Micron Technology • Boise (ID)

On-site
USD 80,000 - 110,000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
+1
Staff DRAM Design Engineer — Lead Memory Circuits
Staff DRAM Design Engineer — Lead Memory Circuits

Micron Technology • Boise (ID)

On-site
USD 120,000 - 180,000
Senior Design Engineer: DRAM & Memory Block Circuits
Senior Design Engineer: DRAM & Memory Block Circuits

Micron Technology • Boise (ID)

On-site
USD 110,000 - 150,000
Medical, dental and vision plans
Paid time off
Paid holidays