Lead 3D Stacked DRAM Design Engineer

SK hynix America

San Jose (CA)

On-site

USD 150,000 - 260,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Top Tier health insurance at no cost
Paid day offs: PTO + Holidays + Happy
Parental Leave Program
401k Matching
Educational reimbursement up to $10,0
Donation Matching and volunteering
Free Breakfast/Lunch/Dinner provided

Job summary

SK hynix America is seeking a 3D Stacked DRAM Design Engineer to drive die design optimization and co-design with U.S. customers. The role focuses on DRAM-on-Logic developments and strengthens global competitiveness through close customer engagement.

The candidate will lead high‑speed digital IP design and participate in foundry verification, while collaborating with cross‑functional teams and senior management to set strategic directions.

Qualifications

  • Bachelor’s degree or higher in Electrical Engineering or a related discipline with 4+ years of relevant experience.
  • Development of DRAM and design DRAM circuit based on custom design methodology (using virtuoso or similar tools, spice simulator).
  • Experience reviewing DRAM specifications and architecture.
  • Circuit design experience to meet internal and external requirements for DRAM products.
  • Experience evaluating compliance with DRAM specifications through design analysis at wafer-level test/ package-level test/ system-level test.
  • Experience in full custom + digital Co-design and PDN analysis.
  • Experience in full custom-based logic foundry design.
  • Expert in Python, and circuit simulators (HSPICE, PrimeSim, Spectre, etc.).
  • Excellent verbal and written communication in English; ability to present technical concepts to cross-functional teams and senior management.

Responsibilities

  • Design high‑speed digital IP design for 3D‑stacked DRAM peripheral circuits and DRAM DFT with U.S.‑based customers (including RTL design to implementation).
  • Engage in foundry verification of service‑ready IPs and infrastructure setup for IP business.
  • Co‑develop next‑generation DRAM‑on‑Logic solutions with key customers to enhance our service competitiveness and market position.
  • Strengthen competitiveness through sustained customer collaboration and technical leadership.

Skills

Python
English communication
Cross-functional collaboration

Education

Bachelors in Electrical Engineering or related

Tools

Virtuoso (or similar tools)
Spice simulators (HSPICE, PrimeSim, Spectre)

Job description

SK hynix America is seeking a 3D Stacked DRAM Design Engineer to drive die design optimization and co-design with U.S. customers. The role focuses on DRAM-on-Logic developments and strengthens global competitiveness through close customer engagement.

The candidate will lead high‑speed digital IP design and participate in foundry verification, while collaborating with cross‑functional teams and senior management to set strategic directions.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Lead 3D Stacked DRAM-on-Logic Design Engineer
Lead 3D Stacked DRAM-on-Logic Design Engineer

SK hynix America • San Jose (CA)

On-site
USD 150,000 - 260,000
3D Stacked DRAM Design Engineer
3D Stacked DRAM Design Engineer

SK hynix America • San Jose (CA)

On-site
USD 150,000 - 260,000
Top Tier health insurance at no cost
Paid day offs: PTO + Holidays + Happy
Parental Leave Program
+4
3D Stacked DRAM-on-Logic Design Engineer
3D Stacked DRAM-on-Logic Design Engineer

SK hynix America • San Jose (CA)

On-site
USD 150,000 - 260,000
HBM Logic Architect: Lead US IP & RTL Design
HBM Logic Architect: Lead US IP & RTL Design

SK hynix America • San Jose (CA)

On-site
USD 150,000 - 260,000
Top Tier health insurance
PTO + Holidays + Happy Fridays
Parental Leave Program
+5
HBM Logic Architect - RTL/IP Design & Customer Engagement
HBM Logic Architect - RTL/IP Design & Customer Engagement

PVH (Tommy Hilfiger/Calvin Klein) • San Jose (CA)

On-site
USD 150,000 - 320,000
Health insurance
PTO & holidays
Parental leave
+5
Senior 3D Stacked Memory Architect - Lead Innovation
Senior 3D Stacked Memory Architect - Lead Innovation

Micron Technology • Boise (ID)

On-site
USD 177,000 - 387,000
Medical/Dental/Vision plans
Paid time off
Equity
SI/PI Engineer — On/Off-Chip for HBM & DRAM
SI/PI Engineer — On/Off-Chip for HBM & DRAM

PVH (Tommy Hilfiger/Calvin Klein) • San Jose (CA)

On-site
USD 150,000 - 320,000
Health insurance
PTO + holidays
Parental leave
+5
HBM Architect
HBM Architect

SK hynix America • San Jose (CA)

On-site
USD 150,000 - 320,000
Top Tier health insurance
Paid time off & company holidays
401k Matching
+4
HBM Logic Architect
HBM Logic Architect

SK hynix America • San Jose (CA)

On-site
USD 150,000 - 320,000
Health insurance
PTO & holidays
Parental leave
+5
HBM Logic Architect
HBM Logic Architect

SK hynix America • San Jose (CA)

On-site
USD 150,000 - 260,000
Top Tier health insurance
PTO + Holidays + Happy Fridays
Parental Leave Program
+5