3D Stacked DRAM Design Engineer

SK hynix America

San Jose (CA)

On-site

USD 150,000 - 260,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Top Tier health insurance at no cost
Paid day offs: PTO + Holidays + Happy
Parental Leave Program
401k Matching
Educational reimbursement up to $10,0
Donation Matching and volunteering
Free Breakfast/Lunch/Dinner provided

Job summary

SK hynix America is seeking a 3D Stacked DRAM Design Engineer to drive die design optimization and co-design with U.S. customers. The role focuses on DRAM-on-Logic developments and strengthens global competitiveness through close customer engagement.

The candidate will lead high‑speed digital IP design and participate in foundry verification, while collaborating with cross‑functional teams and senior management to set strategic directions.

Qualifications

  • Bachelor’s degree or higher in Electrical Engineering or a related discipline with 4+ years of relevant experience.
  • Development of DRAM and design DRAM circuit based on custom design methodology (using virtuoso or similar tools, spice simulator).
  • Experience reviewing DRAM specifications and architecture.
  • Circuit design experience to meet internal and external requirements for DRAM products.
  • Experience evaluating compliance with DRAM specifications through design analysis at wafer-level test/ package-level test/ system-level test.
  • Experience in full custom + digital Co-design and PDN analysis.
  • Experience in full custom-based logic foundry design.
  • Expert in Python, and circuit simulators (HSPICE, PrimeSim, Spectre, etc.).
  • Excellent verbal and written communication in English; ability to present technical concepts to cross-functional teams and senior management.

Responsibilities

  • Design high‑speed digital IP design for 3D‑stacked DRAM peripheral circuits and DRAM DFT with U.S.‑based customers (including RTL design to implementation).
  • Engage in foundry verification of service‑ready IPs and infrastructure setup for IP business.
  • Co‑develop next‑generation DRAM‑on‑Logic solutions with key customers to enhance our service competitiveness and market position.
  • Strengthen competitiveness through sustained customer collaboration and technical leadership.

Skills

Python
English communication
Cross-functional collaboration

Education

Bachelors in Electrical Engineering or related

Tools

Virtuoso (or similar tools)
Spice simulators (HSPICE, PrimeSim, Spectre)

Job description

Job Title

3D Stacked DRAM Design Engineer

Location

San Jose, CA

Job Type

Full-Time

Work Model

Onsite

About SK hynix America

At SK hynix America, we're at the forefront of semiconductor innovation, developing advanced memory solutions that power everything from smartphones to data centers. As a global leader in DRAM and NAND flash technologies, we drive the evolution of advancing mobile technology, empowering cloud computing, and pioneering future technologies. Our cutting‑edge memory technologies are essential in today's most advanced electronic devices and IT infrastructure, enabling enhanced performance and user experiences across the digital landscape. We're looking for innovative minds to join our mission of shaping the future of technology. At SK hynix America, you'll be part of a team that's pioneering breakthrough memory solutions while maintaining a strong commitment to sustainability. We're not just adapting to technological change – we're driving it, with significant investments in artificial intelligence, machine learning, and eco‑friendly solutions and operational practices. As we continue to expand our market presence and push the boundaries of what's possible in semiconductor technology, we invite you to be part of our journey to creating the next generation of memory solutions that will define the future of computing.

Job Summary

To strengthen leadership in the DRAM‑on‑Logic era through optimized DRAM die design, we are seeking talent capable of driving the co‑design of 3D‑stacked DRAM logic dies in close collaboration with U.S.‑based customers. This strategic hiring initiative aims to enhance our global competitiveness by fostering deep engagement with key American clients, ensuring that our die design solutions are precisely aligned with their evolving technical requirements and market demands.

Responsibilities
  • Design high‑speed digital IP design for 3D‑stacked DRAM peripheral circuits and DRAM DFT with U.S.‑based customers (including RTL design to implementation).
  • Engage in foundry verification of service‑ready IPs and infrastructure setup for IP business.
  • Co‑develop next‑generation DRAM‑on‑Logic solutions with key customers to enhance our service competitiveness and market position.
  • Strengthen competitiveness through sustained customer collaboration and technical leadership.
Qualifications
  • Bachelor’s degree or higher in Electrical Engineering or a related discipline with 4+ years of relevant experience.
  • Development of DRAM and design DRAM circuit based on custom design methodology (using virtuoso [or similar tools], spice simulator).
  • Experience reviewing DRAM specifications and architecture.
  • Circuit design experience to meet internal and external requirements for DRAM products.
  • Experience evaluating compliance with DRAM specifications through design analysis at wafer‑level test/ package‑level test/ system‑level test.
  • Experience in full custom + digital Co‑design and PDN analysis.
  • Experience in full custom‑based logic foundry design.
  • Expert in Python, and circuit simulators (HSPICE, PrimeSim, Spectre, etc.).
  • Excellent verbal and written communication in English; ability to present technical concepts to cross‑functional teams and senior management.
Benefits
  • Top Tier health insurance at no employee cost
  • Paid day offs: PTO + Company Holidays + Happy Fridays
  • Paid Parental Leave Program
  • 401k Matching
  • Educational reimbursement up to $10,000 per year for job‑related higher education degree
  • Donation Matching and volunteering opportunities
  • Free Breakfast/Lunch/Dinner provided to employees
Compensation

Our compensation reflects the cost of labor across several U.S. geographic markets, and we pay differently based on those defined markets. Pay within the provided range varies by work location and may also depend on job‑related skills and experience.

Pay Range: $150,000 - $260,000 USD

SKHYA is an Equal Employment Opportunity Employer. We provide equal employment opportunities to all qualified applicants and employees and prohibit discrimination and harassment of any type without regard to race, sex, pregnancy, sexual orientation, religion, age, gender identity, national origin, color, protected veteran or disability status, genetic information or any other status protected under federal, state, or local applicable laws.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

3D Stacked DRAM-on-Logic Design Engineer
3D Stacked DRAM-on-Logic Design Engineer

SK hynix America • San Jose (CA)

On-site
USD 150,000 - 260,000
Lead 3D Stacked DRAM-on-Logic Design Engineer
Lead 3D Stacked DRAM-on-Logic Design Engineer

SK hynix America • San Jose (CA)

On-site
USD 150,000 - 260,000
HBM Logic Architect
HBM Logic Architect

SK hynix America • San Jose (CA)

On-site
USD 150,000 - 260,000
Top Tier health insurance
PTO + Holidays + Happy Fridays
Parental Leave Program
+5
HBM Architect
HBM Architect

SK hynix America • San Jose (CA)

On-site
USD 150,000 - 260,000
Health insurance
PTO and holidays
Parental leave
+3
Lead 3D Stacked DRAM Design Engineer
Lead 3D Stacked DRAM Design Engineer

SK hynix America • San Jose (CA)

On-site
USD 150,000 - 260,000
Top Tier health insurance at no cost
Paid day offs: PTO + Holidays + Happy
Parental Leave Program
+4
HBM Architect
HBM Architect

SK hynix America • San Jose (CA)

On-site
USD 150,000 - 320,000
Top Tier health insurance
Paid time off & company holidays
401k Matching
+4
HBM Logic Architect
HBM Logic Architect

SK hynix America • San Jose (CA)

On-site
USD 150,000 - 320,000
Health insurance
PTO & holidays
Parental leave
+5
On/Off-Chip SI/PI Engineer
On/Off-Chip SI/PI Engineer

SK hynix America • San Jose (CA)

On-site
USD 150,000 - 320,000
Health insurance
Paid time off (PTO)
Paid parental leave
+4
ASIC Design Engineer
ASIC Design Engineer

SK hynix memory solutions America Inc. • San Jose (CA)

On-site
USD 110,000 - 170,000
Medical benefits
Dental benefits
Vision benefits
+4
Technical Marketing Engineer
Technical Marketing Engineer

SK hynix America • San Jose (CA)

On-site
USD 110,000 - 160,000
Top Tier health insurance
Paid time off
401k Matching
+5