IP Verification Engineer - FPGA/ASIC & UVM Expert

Advanced Micro Devices

San Jose (CA)

Hybrid

USD 120,000 - 170,000

Full time

12 days ago
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Advanced Micro Devices (AMD) is seeking a Verification Engineer in the AECG Group to verify FPGA and ASIC designs for a variety of customers. You will work with architecture, IP design, PD, and product engineers to achieve first pass silicon success.

The role emphasizes modern IP architectures, strong verification skills, and collaboration across global teams. The candidate should be proficient in Verilog/SystemVerilog and UVM test environments, with a focus on regression and quality.

Qualifications

  • Bachelors or Masters in computer engineering or Electrical Engineering.
  • Strong Verilog/SystemVerilog expertise.
  • Experience with PCIe, CXL, NVMe or Ethernet.
  • Excellent collaboration across sites/time zones.

Responsibilities

  • Collaborate with architects, hardware, and firmware to verify new features.
  • Develop test plan documentation considering interactions with hardware, firmware, and software driver use cases.
  • Code IP or SS level UVM based testbenches, verification components - monitors, scoreboard, checkers.
  • Build the directed and random verification tests.
  • Run regressions, debug test failures towards ensuring high design functional, performance and implementation quality.

Skills

IP level verification
Verilog/SystemVerilog
Python scripting
Communication skills
Problem solving

Education

Bachelors or Masters in computer engineering/Electrical Engineering

Tools

UVM framework
Python

Job description

Advanced Micro Devices (AMD) is seeking a Verification Engineer in the AECG Group to verify FPGA and ASIC designs for a variety of customers. You will work with architecture, IP design, PD, and product engineers to achieve first pass silicon success.

The role emphasizes modern IP architectures, strong verification skills, and collaboration across global teams. The candidate should be proficient in Verilog/SystemVerilog and UVM test environments, with a focus on regression and quality.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

IP Verification Engineer — FPGA/ASIC Frontend
IP Verification Engineer — FPGA/ASIC Frontend

AMD • San Jose (CA)

On-site
USD 120,000 - 180,000
Senior Verification Engineer, Networking ASICs
Senior Verification Engineer, Networking ASICs

Advanced Micro Devices, Inc. • Santa Clara (CA)

On-site
USD 120,000 - 160,000
IP Verification Engineer
IP Verification Engineer

AMD • San Jose (CA)

On-site
USD 120,000 - 180,000
FPGA Silicon Verification Engineer
FPGA Silicon Verification Engineer

Advanced Micro Devices • San Jose (CA)

On-site
USD 140,000 - 190,000
Senior Design Verification Engineer - Networking & SoC
Senior Design Verification Engineer - Networking & SoC

Advanced Micro Devices • Santa Clara (CA)

On-site
USD 120,000 - 160,000
Lead ASIC Verification Engineer — Networking & SoC
Lead ASIC Verification Engineer — Networking & SoC

Advanced Micro Devices • Santa Clara (CA)

On-site
USD 120,000 - 150,000
SystemVerilog/UVM Verification Engineer (Front-End)
SystemVerilog/UVM Verification Engineer (Front-End)

Advanced Micro Devices • San Jose (CA)

On-site
USD 95,000 - 120,000
Benefits offered as per AMD benefits at a glance.
Senior Verification Strategy Engineer, FPGA/SoC
Senior Verification Strategy Engineer, FPGA/SoC

AMD • San Jose (CA)

On-site
USD 180,000 - 240,000
Senior Verification & Product Strategy Engineer
Senior Verification & Product Strategy Engineer

Advanced Micro Devices • San Jose (CA)

On-site
USD 170,000 - 250,000
Senior ASIC Verification Engineer – PCIe/CXL Expert
Senior ASIC Verification Engineer – PCIe/CXL Expert

Advanced Micro Devices • San Jose (CA), Northern (KY)

Hybrid
USD 140,000 - 210,000