IC Verification Engineer

Broadcom

San Jose (CA)

On-site

USD 122,000 - 195,000

Full time

6 hours ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Medical/Dental/Vision insurance
401(k) with company match
ESPP – Employee Stock Purchase Program
Paid holidays, sick leave and vacation

Job summary

Broadcom in San Jose, CA seeks an experienced verification engineer to develop test plans for Block/Core/SOC features and to build scalable, reusable test benches within a rigorous verification framework. The role requires crafting pseudo-random tests to maximize coverage and debugging regression failures while closing coverage gaps.

The candidate must have deep verification knowledge, including test plans, verification environments, and experience with SystemVerilog and verification

Qualifications

  • Bachelor's degree in Electrical Engineering or related field required.
  • 6+ years of experience in writing and debugging complex test benches.
  • Deep understanding of Verification from building testbenches to functional coverage.
  • Proficiency in SystemVerilog and verification methodologies like UVM/VMM/OVM.
  • Strong object-oriented programming skills.
  • Knowledge of PCI Express protocol is desirable.

Responsibilities

  • Develop test plans for all features for Block/Core/SOC and write functional coverage.
  • Architect and develop scalable and reusable test benches using verification methodology frameworks.
  • Build pseudo-random tests to verify and achieve full functional coverage.
  • Debug regression failures, analyze coverage gaps and improve tests.
  • Lead documentation of verification strategy including test plans and verification environment.
  • Drive improvements in verification quality and efficiency.

Skills

Object-Oriented Programming
Independent work
Problem solving

Education

Bachelor's degree in Electrical Engineering or related field
Master's degree in Electrical Engineering or related field

Tools

SystemVerilog
UVM
VMM
OVM
PCIe

Job description

Job Description
  • Develop Test plans for all features for Block/Core/SOC and Write Functional coverage for these features.
  • Architect and develop scalable and re-usable test benches, using the framework of the verification methodology
  • Build pseudo-random tests to verify and get full Functional coverage
  • Debug Regression failures, analyze Functional Coverage gaps and improve tests to cover the gaps
  • Lead the documentation of verification strategy including Test plans, Verification Environment, pseudo-random tests, etc. Lead reviews with design/architecture.
  • Drive improvements in Verification in terms of quality and efficiency.
Job duties include
  • Develop Test plans for all features for Block/Core/SOC and Write Functional coverage for these features.
  • Architect and develop scalable and re-usable test benches, using the framework of the verification methodology
  • Build pseudo-random tests to verify and get full Functional coverage
  • Debug Regression failures, analyze Functional Coverage gaps and improve tests to cover the gaps
  • Lead the documentation of verification strategy including Test plans, Verification Environment, pseudo-random tests, etc. Lead reviews with design/architecture.
  • Drive improvements in Verification in terms of quality and efficiency.
Requirements
  • Bachelor's degree in Electrical Engineering or related degree with 8+ years relevant experience or Master's degree in Electrical Engineering or related degree with 6+ years related experience
  • 6+ years of experience in writing and debugging complex test benches
  • Must have deep understanding of all aspects of Verification from building Testbenches, developing Test plans and pseudo-random tests, Functional coverage.
  • Must have proficiency in System Verilog and Verification Methodologies like UVM/VMM/OVM
  • Should have exceptionally good command of Object-Oriented Programming principles.
  • A good understanding of a complex protocol like PCIe or other multi-layered protocol
  • Capability to work independently and deliver.
  • Knowledge of PCI Express protocol is desired
Compensation And Benefits

The annual base salary range for this position is USD 121,900.00 To USD 195,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

R027133

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

IC Verification Engineer
IC Verification Engineer

Broadcom Inc. • San Jose (CA)

On-site
USD 144,000 - 230,000
Discretionary bonus
Equity awards
401(k) with company match
+1
IC Verification Engineer
IC Verification Engineer

Broadcom Inc. • Wayne (CA)

On-site
USD 144,000 - 230,000
Medical coverage
401K matching
ESPP
+4
ASIC Design Verification Engineer
ASIC Design Verification Engineer

Broadcom Inc. • Irvine (CA)

On-site
USD 91,000 - 152,000
Medical, dental, and vision plans
401(K) with company matching
Employee Stock Purchase Program
+1
Digital Design Verification Engineer
Digital Design Verification Engineer

Broadcom • San Jose (CA)

On-site
USD 101,000 - 162,000
Discretionary annual bonus
New hire equity grant
Annual equity awards
+5
Design Verification Engineer
Design Verification Engineer

Broadcom Inc. • San Jose (CA)

On-site
USD 143,000 - 230,000
Medical, dental, and vision plans
401(k) with company matching
Employee Stock Purchase Program (ESPP)
+1
Design Verification Engineer
Design Verification Engineer

Broadcom Inc. • Broomfield (CO)

On-site
USD 108,000 - 172,800
Medical, dental and vision plans
401(K) participation with company matching
Employee Stock Purchase Program (ESPP)
+1
Digital Design Verification Engineer
Digital Design Verification Engineer

Broadcom Inc. • San Jose (CA)

On-site
USD 101,000 - 162,000
Medical, dental and vision plans
401(k) matching
Employee Stock Purchase Program (ESPP)
+5
Senior ASIC Verification Engineer | PCIe, UVM, Equity
Senior ASIC Verification Engineer | PCIe, UVM, Equity

Broadcom Inc. • Wayne (CA)

On-site
USD 144,000 - 230,000
Medical coverage
401K matching
ESPP
+4
Design Verification Engineer
Design Verification Engineer

Infobahn Softworld Inc • Longmont (CO)

On-site
Design Verification Engineer
Design Verification Engineer

Broadcom • Broomfield (CO)

On-site
USD 144,000 - 230,000
Discretionary annual bonus
Equity grant
401(k) participation