IC Design Engineer (STA/ Synthesis)

8413 LSI Corporation

San Jose (CA)

Presencial

USD 144.000 - 230.000

Jornada completa

Hace 4 días
Sé de los primeros/as/es en solicitar esta vacante

Una candidatura completa en un minuto

Currículum y carta de presentación personalizados, listos para enviar.

Supera los filtros ATS

Ventajas ofrecidas por este puesto de trabajo

Discretionary bonus
Equity awards

Descripción de la vacante

Broadcom Inc. seeks a lead STA/Synthesis engineer to drive constraint development, validation, and timing closure for mission-critical IP and ASIC blocks in state-of-the-art technology nodes.

In this role, you will perform STA with PrimeTime/Tempus, lead synthesis and audits, and define robust signoff methodologies while optimizing clock trees for energy efficiency and performance. Collaboration across teams is essential.

Formación

  • Experience with high-complexity silicon in advanced nodes.
  • Familiarity with timing constraint development for hierarchical designs.
  • Knowledge of clock tree planning and implementation for SoCs.
  • Experience with timing ECO creation and final timing signoff.
  • Proficiency in using STA tools (PrimeTime, TCM, Tempus) and scripting (Tcl, Perl).
  • Proficiency in using synthesis and audit tools (DC-T, Genus, Fishtail, VCLP, Formality).
  • Strong problem-solving skills and attention to detail.
  • Effective communication and teamwork abilities.

Responsabilidades

  • Develop and validate timing constraints for intricate SoC designs.
  • Perform static timing analysis (STA) using industry-standard tools (e.g., PrimeTime, Tempus)
  • Perform synthesis and run static audits (CDC, RDC, Low Power, equivalence) for high speed, complex digital and mixed signal blocks
  • Define and implement timing signoff methodologies, including process corners, derates, and uncertainties.
  • Conduct pre-route timing checks and quality of results (QoR) analysis.
  • Automate timing analysis processes using scripting languages such as Tcl or Perl.
  • Provide guidance on clock tree synthesis and optimization for energy-efficient designs.
  • Ensure compliance with timing signoff checklists and criteria.
  • Generate timing ECO's for timing closure
  • Drive timing closure for complex IP and ASIC blocks

Conocimientos

Static Timing Analysis
Scripting (Tcl/Perl)
Cross-functional teamwork
Problem solving
Independent work
Communication skills

Educación

Bachelor's degree
Master's degree
PhD

Herramientas

PrimeTime
Tempus
DC-T
Genus
Formality
VCLP
Fishtail

Descripción del empleo

Job Description

Broadcom is looking for a lead STA/ Synthesis engineer. In this role, you will be contributing to constraint development, constraint validation, synthesis, audits (CDC, RDC, Static Equivalence, Low Power) and timing closure of mission critical IP and ASIC blocks in advanced technology nodes.

Responsibilities
  • Develop and validate timing constraints for intricate SoC designs.
  • Perform static timing analysis (STA) using industry-standard tools (e.g., PrimeTime, Tempus)
  • Perform synthesis and run static audits (CDC, RDC, Low Power, equivalence) for high speed, complex digital and mixed signal blocks
  • Define and implement timing signoff methodologies, including process corners, derates, and uncertainties.
  • Conduct pre-route timing checks and quality of results (QoR) analysis.
  • Automate timing analysis processes using scripting languages such as Tcl or Perl.
  • Provide guidance on clock tree synthesis and optimization for energy-efficient designs.
  • Ensure compliance with timing signoff checklists and criteria.
  • Generate timing ECO's for timing closure
  • Drive timing closure for complex IP and ASIC blocks
Qualifications
  • Experience with high-complexity silicon in advanced technology nodes.
  • Familiarity with timing constraint development for hierarchical designs.
  • Knowledge of clock tree planning and implementation for SoCs.
  • Experience with timing ECO creation and final timing signoff.
  • Proficiency in using STA tools (e.g., PrimeTime, TCM, Tempus) and scripting languages (e.g., Tcl, Perl).
  • Proficiency in using synthesis and audit tools (DC-T, Genus, Fishtail, VCLP, Formality) Strong understanding of ASIC design flows, including RTL and place-and-route.
  • Excellent problem-solving skills and attention to detail.
  • Effective communication and teamwork abilities.
  • Ability to work independently in a fast paced, cross geographical environment.
  • Direct or indirect experience with RTL/ Design is a plus
  • At a minimum Bachelors and 12+ years of related experience or Masters degree and 10+ years of related experience or PhD and 7+ years of related experience. At this level post-graduate coursework is highly desirable.
Compensation and Benefits

The annual base salary range for this position is USD 143,800.00 To USD 230,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Benefits

Broadcom offers a competitive and comprehensive benefits package:

  • Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time.
  • The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.

We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.

We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Welcome! Thank you for your interest in Broadcom! We are a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions. For more information please visit our video library and check out our Connected by Broadcom series. Follow us on Linked In Broadcom Inc.

Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

IC Design Engineer (STA/ Synthesis)
IC Design Engineer (STA/ Synthesis)

Broadcom • Allentown

Presencial
USD 144.000 - 230.000
IC Design Engineer (STA/ Synthesis)
IC Design Engineer (STA/ Synthesis)

Broadcom • San Jose (CA)

Presencial
USD 144.000 - 230.000
Medical, dental and vision plans
401(K) participation including company
Employee Stock Purchase Program (ESPP)
+3
IC Design Engineer (STA/ Synthesis)
IC Design Engineer (STA/ Synthesis)

Broadcom • Broomfield (CO)

Presencial
USD 144.000 - 230.000
Medical plans
Dental plans
Vision plans
+5
Design Engineer - STA
Design Engineer - STA

Broadcom Inc. • Fort Collins (CO)

Presencial
USD 129.000 - 207.000
Medical, dental and vision plans
401(k) with company match
Employee Stock Purchase Program (ESPP)
+1
SoC Integration and Design Engineer
SoC Integration and Design Engineer

Broadcom Inc. • Mendota Heights (MN)

Presencial
USD 110.000 - 176.000
Discretionary annual bonus
Equity grant
Annual equity awards
+5
Physical Design Engineer
Physical Design Engineer

Broadcom • Broomfield (CO)

Presencial
USD 144.000 - 230.000
Physical Design Engineer
Physical Design Engineer

Broadcom • Allentown

Presencial
USD 144.000 - 230.000
Discretionary annual bonus
401(k) with company match
Employee Stock Purchase Program (ESPP)
+1
Design Engineer - Timing Methodology
Design Engineer - Timing Methodology

Broadcom Inc. • Wayne (CA)

Presencial
USD 144.000 - 230.000
Medical, dental and vision plans
401K with company matching
Employee Stock Purchase Program (ESPP)
+3
Design Implementation Engineer
Design Implementation Engineer

Broadcom Inc. • San Jose (CA)

Presencial
USD 122.000 - 195.000
Medical, dental & vision plans
401(k) with company match
Employee Stock Purchase Program (ESPP)
+1
Design Implementation Engineer
Design Implementation Engineer

Broadcom • San Jose (CA)

Presencial
USD 122.000 - 195.000